Lots of authors

Static Single Assignment Book

Friday 8th June, 2018 16:58 2

tual beginning of the ginning of the tion chapter. book, for intual beginning of the introduction chap-ginning of the book, actual beginning stance the start be filled with the actual beginstart of the intro-To be filled with the actual beginof the introducbe filled with the actual beginning of with the actual beginning of the book, ning of the book, the actual beginduction chapter. ning of the book, the actual begintion chapter. To be book, for instance introduction chap ter. To be filled with ning of the book, for instance the start of chapter. To be filled with the actual bebook, for instance the start of the intro-To be filled with the actual beginning of with the actual beginning of the book, tual beginning of the book, for instance be filled with the acfilled with the actual beginning of the book, ter. To be filled with start of the introducthe book, for instance the of the book, for instance of the book, for instance the start of the introduction chapginning of the book, ning of the book, for inactual beginning of the book, for instance the start

book, for instance the start chapter. To be filled with the acfilled with the actual beginning of the book, book, for instance the tual beginning of the ning of the book, for tion chapter. To be ning of the book, duction chapter. ning of the book, the book, for inter. To be filled for instance the for instance the To be filled with the start of the the actual beginthe introduction ginning of the the book, for inter. To be filled for instance the tion chapter. To be for instance the start tion chapter. To be filled

tion chapter. To be filled with the actual beginning of the book, for instance

filled with the actual beginning of the book, for inthe introduction

Springer

No list of todos, please compile with tikz to get the todolist for this work.

Part I Vanilla SSA

1	Intr	oduction — (J. Singer)	5
	1.1	Definition of SSA	
	1.2	Informal semantics of SSA	
	1.3	Comparison with classical data-flow analysis	
	1.4	SSA in context	
	1.5	About the rest of this book	
		1.5.1 Benefits of SSA	
		1.5.2 Fallacies about SSA	
2	Proj	perties and Flavors — (P. Brisk, F. Rastello)	15
	2.1	Def-use and use-def chains	
	2.2	Minimality	
	2.3	Strict SSA form and dominance property	
	2.4	Pruned SSA form	
	2.5	Conventional and transformed SSA form	
	2.6	A stronger definition of interference	
	2.7	Further readings	
3	Star	ndard Construction and Destruction Algorithms — (J. Singer,	
	F. Re	astello)	27
	3.1	Construction	
		3.1.1 Join sets and dominance frontiers	
		3.1.2 ϕ -function insertion	
		3.1.3 Variable renaming	
		3.1.4 Summary	
	3.2	Destruction	
	3.3	SSA property transformations	
		3.3.1 Pessimistic ϕ -function insertion	

3.4 Further readings

vi		Contents
4		anced Construction Algorithms for SSA — (<i>D. Das,</i> Camakrishna, V. Sreedhar)
		Basic algorithm
		Computation of $DF^+(S)$ using DJ-graphs
		4.2.1 Key observations
		4.2.2 Main algorithm
	4.3	Data-flow computation of DF ⁺ -graph using DJ-graph
		4.3.1 Top down DF^+ set computation
	4.4	Computing iterated dominance frontier using loop nesting forests
		4.4.1 Loop nesting forest
		4.4.2 Main algorithm
	4.5	Concluding remarks and further readings
5	SSA	Reconstruction — (S. Hack)
	5.1	
		Reconstruction based on the dominance frontier
	5.3	
	5.4	Further readings
6	Fun	ctional Representations of SSA — (<i>L. Beringer</i>)
	6.1	
		6.1.1 Variable assignment versus binding
		6.1.2 Control flow: continuations
		6.1.3 Control flow: direct style
		6.1.4 Let-normal form
	6.2	Functional construction and destruction of SSA
		6.2.1 Initial construction using liveness analysis
		6.2.2 λ -dropping
		6.2.3 Nesting, dominance, loop-closure
		6.2.4 Destruction of SSA
		Refined block sinking and loop nesting forests
	6.4	Concluding remarks and further readings
Par	t II A	nalysis
7	Intr	oduction — (<i>M. Schordan, F. Rastello</i>) 95
8	Prop	pagating Information using SSA— (<i>F. Brandner, D. Novillo</i>) 99
	8.1	Preliminaries
		8.1.1 Solving Data-flow Problems
	8.2	Data-flow Propagation under SSA Form
		8.2.1 Program Representation
		8.2.2 Sparse Data-flow Propagation
		8.2.3 Discussion
		8.2.4 Limitations
	8.3	Example—Copy Propagation

 8.4 Further Readings 9 Liveness — (B. Boissinot, F. Rastello) 	113
	113
9.1 Definitions9.2 Data-flow approaches	
9.2.1 Liveness sets on reducible graphs9.2.2 Liveness sets on irreducible flow graphs	
9.2.3 Computing the outermost excluding loop (<i>OLE</i>)9.3 Liveness check using loop nesting forest and forward reach9.3.1 Computing the modified-forward reachability	hability
9.4 Liveness sets using path exploration9.5 Further readings	
10 Loop Tree and Induction Variables — (S. Pop, A. Cohen)	129
 10.1 Part of the CFG and loop tree can be exposed from the SSA 10.1.1 An SSA representation without the CFG 10.1.2 Natural loop structures on the SSA 	Α
 10.1.3 Improving the SSA pretty printer for loops 10.2 Analysis of Induction Variables 10.2.1 Stride detection 10.2.2 Translation to chains of recurrences 10.2.3 Instantiation of symbols and region parameters 	
10.2.4 Number of iterations and computation of the end of 10.3 Further readings	f loop value
Il Redundancy Elimination— (F. Chow) 11.1 Why partial redundancy elimination and SSA are related	139
11.2 How SSAPRE works11.2.1 The safety criterion11.2.2 The computational optimality criterion11.2.3 The lifetime optimality criterion	
11.3 Speculative PRE	
 11.4 Register promotion via PRE 11.4.1 Register promotion as placement optimization 11.4.2 Load placement optimization 11.4.3 Store placement optimization 	
 11.5.1 Value numbering 11.5.2 Redundancy elimination under value numbering 	
11.6 Further readings	
Part III Extensions	

12	Introduction — (V. Sarkar, F. Rastello)
	12.1 Static single information form
	12.2 Control dependencies
	12.3 Gated-SSA forms
	12.4 Psi-SSA form
	12.5 Hashed SSA form
	12.6 Array SSA form
	12.7 Memory based data flow
13	Static Single Information Form — (F. Pereira, F. Rastello) 169
	13.1 Static single information
	13.1.1 Sparse analysis
	13.1.2 Partitioned lattice per variable (PLV) problems
	13.1.3 The static single information property
	13.1.4 Special instructions used to split live-ranges
	13.1.5 Propagating information forward and backward
	13.1.6 Examples of sparse data-flow analyses
	13.2 Construction and destruction of the intermediate program
	representation
	13.2.1 Splitting strategy
	13.2.2 Splitting live-ranges
	13.2.3 Variable renaming
	13.2.4 Dead and undefined code elimination
	13.2.5 Implementation details
	13.3 Further readings
14	Graphs and Gating Functions — (<i>J. Stanier</i>)
	14.1 Data-flow graphs
	14.2 The SSA graph
	14.2.1 Finding induction variables with the SSA graph
	14.3 Program dependence graph
	14.3.1 Detecting parallelism with the PDG
	14.4 Gating functions and GSA
	14.4.1 Backwards symbolic analysis with GSA
	14.5 Value state dependence graph
	14.5.1 Definition of the VSDG
	14.5.2 Dead node elimination with the VSDG
	14.6 Further readings
15	Psi-SSA Form — (<i>F. de Ferrière</i>)
	15.1 Definition and construction
	15.2 SSA algorithms
	15.3 Psi-SSA algorithms
	15.4 Psi-SSA destruction
	15.4.1 Psi-normalize
	15.4.2 Psi-web

viii

15.5 Further readings

- 16.1 SSA and aliasing: μ and χ -functions
- 16.2 Introducing "zero versions" to limit the explosion of the number of variables
- 16.3 SSA and indirect memory operations: virtual variables
- 16.4 GVN and indirect memory operations: HSSA
- 16.5 Building HSSA
- 16.6 Using HSSA
- 16.7 Further Readings

- 17.1 Array SSA form
- 17.2 Sparse constant propagation of array elements
 - 17.2.1 Array lattice for sparse constant propagation
 - 17.2.2 Beyond constant indices
- 17.3 Extension to objects: redundant load elimination
 - 17.3.1 Analysis framework
 - 17.3.2 Definitely-same and definitely-different analyses for heap array indices
 - 17.3.3 Scalar replacement algorithm
- 17.4 Further readings

Part IV Machine Code Generation and Optimization

- 18.1 SSA form engineering issues
 - 18.1.1 Instructions, operands, operations, and operators
 - 18.1.2 Representation of instruction semantics
 - 18.1.3 Operand naming constraints
 - 18.1.4 Non-kill target operands
 - 18.1.5 Program representation invariants
- 18.2 Code generation phases and the SSA form
 - 18.2.1 Classic if-conversion
 - 18.2.2 If-conversion under SSA form
 - 18.2.3 Pre-pass instruction scheduling
- 18.3 SSA form destruction algorithms

- 19.1 Instruction code selection for tree patterns on SSA-graphs
 - 19.1.1 Partitioned boolean quadratic problem
 - 19.1.2 Instruction code selection with PBQP
- 19.2 Extensions and generalizations
 - 19.2.1 Instruction code selection for DAG patterns
- 19.3 Concluding remarks and further reading

х	Contents
20	 If-Conversion — (C. Bruel)
21	SSA Destruction for Machine Code – (<i>F. Rastello</i>)
	21.1 Correctness
	21.2 Code quality21.3 Speed and memory footprint
	21.3 Speed and memory rootprint 21.4 Further readings
22	Register Allocation— (F. Bouchez, S. Hack, F. Rastello)
	22.1 Introduction
	22.1.1 Questions for register allocators
	22.1.2 Maxlive and variable splitting
	22.1.3 The spill test under SSA
	22.2 Spilling
	22.2.1 Graph-based approach 22.2.2 Scan-based approach
	22.3 Coloring and coalescing
	22.3 Coloring and codeseng 22.3.1 Greedy coloring scheme
	22.3.2 Coalescing under SSA form
	22.3.3 Graph-based approach
	22.3.4 Scan-based approach
	22.4 Practical Discussions and Further Readings
23	Hardware Compilation using SSA — (P. C. Diniz, P. Brisk)
	23.1 Brief history and overview
	23.2 Why use SSA for hardware compilation?
	23.3 Mapping a control-flow graph to hardware23.3.1 Basic block mapping
	23.3.2 Basic control-flow graph mapping
	23.3.3 Control-flow graph mapping using SSA
	23.3.4 ϕ -function and multiplexer optimizations
	23.3.5 Implications of using SSA-form in floor-planing
	23.4 Existing SSA-based hardware compilation efforts

24 Building SSA in a Compiler for PHP — (<i>P. Biggar, D. Gregg</i>)	59
24.1 SSA form in statically-typed languages	
24.2 PHP and aliasing	
24.3 Our whole-program analysis	
24.3.1 The analysis algorithm	
24.3.2 Analysis results	
24.3.3 Building def-use sets	
24.3.4 HSSA	
24.4 Other challenging PHP features	
24.4.1 Run-time symbol tables	
24.4.2 Execution of arbitrary code	
24.4.3 Object handlers	
24.5 Concluding remarks and further readings	
Index	72
References	79


xi

Foreword

Author: Zadeck

Preface

TODO: Roadmap - for students, compiler engineers, etc TODO: Pre-requisites for reading this book (Tiger book, dragon book, muchnick, etc)?



TODO: (tutorial style - not too heavy)

CHAPTER 1

Introduction

J. Singer

In computer programming, as in real life, names are useful handles for concrete entities. The key message of this book is that having *unique names* for *distinct entities* reduces uncertainty and imprecision.

For example, consider overhearing a conversation about 'Homer.' Without any more contextual clues, you cannot disambiguate between Homer Simpson and Homer the classical Greek poet; or indeed, any other people called Homer that you may know. As soon as the conversation mentions Springfield (rather than Smyrna), you are fairly sure that the Simpsons television series (rather than Greek poetry) is the subject. On the other hand, if everyone had a *unique* name, then there would be no possibility of confusing 20th century American cartoon characters with ancient Greek literary figures.

This book is about the *static single assignment form* (SSA), which is a naming convention for storage locations (variables) in low-level representations of computer programs. The term *static* indicates that SSA relates to properties and analysis of program text (code). The term *single* refers to the uniqueness property of variable names that SSA imposes. As illustrated above, this enables a greater degree of precision. The term *assignment* means variable definitions. For instance, in the code

x = y + 1;

the variable *x* is being assigned the value of expression (y+1). This is a definition, or assignment statement, for *x*. A compiler engineer would interpret the above assignment statement to mean that the lvalue of *x* (i.e., the memory location labeled as *x*) should be modified to store the value (y + 1).

6

.

1.1 Definition of SSA

The simplest, least constrained, definition of SSA can be given using the following informal prose:

" A program is defined to be in SSA form if each variable is a target of exactly one assignment statement in the program text. "

However there are various, more specialized, varieties of SSA, which impose further constraints on programs. Such constraints may relate to graph-theoretic properties of variable definitions and uses, or the encapsulation of specific control-flow or data-flow information. Each distinct SSA variety has specific characteristics. Basic varieties of SSA are discussed in Chapter 2. Part III of this book presents more complex extensions.

One important property that holds for all varieties of SSA, including the simplest definition above, is *referential transparency*^{*}: i.e., since there is only a single definition for each variable in the program text, a variable's value is *independent of its position* in the program. We may refine our knowledge about a particular variable based on branching conditions, e.g. we know the value of *x* in the conditionally executed block following an if statement that begins with

if (x == 0)

however the *underlying value* of *x* does not change at this if statement. Programs written in pure functional languages are referentially transparent. Such referentially transparent programs are more amenable to formal methods and mathematical reasoning, since the meaning of an expression depends only on the meaning of its subexpressions and not on the order of evaluation or side effects of other expressions. For a referentially opaque program, consider the following code fragment.

$$x = 1;$$

 $y = x + 1;$
 $x = 2;$
 $z = x + 1;$

A naive (and incorrect) analysis may assume that the values of y and z are equal, since they have identical definitions of (x + 1). However the value of variable x depends on whether the current code position is before or after the second definition of x, i.e., variable values depend on their *context*. When a compiler transforms this program fragment to SSA code, it becomes referentially transparent. The translation process involves renaming to eliminate multiple assignment statements for the same variable. Now it is apparent that y and z are equal if and only if x_1 and x_2 are equal.

1.2 Informal semantics of SSA

7

variable name φ -function φ -function, as multiplexer control-flow graph

1.2 Informal semantics of SSA

In the previous section, we saw how straightline sequences of code can be transformed to SSA by simple renaming of variable definitions. The *target* of the definition is the variable being defined, on the left-hand side of the assignment statement. In SSA, each definition target must be a unique variable name. Conversely variable names can be used multiple times on the right-hand side of any assignment statements, as *source* variables for definitions. Throughout this book, renaming is generally performed by adding integer subscripts to original variable names. In general this is an unimportant implementation feature, although it can prove useful for compiler debugging purposes.

 $x_1 = 1;$


 $x_2 = 2;$

 $y = x_1 + 1;$

 $z = x_2 + 1;$

The ϕ -function^{*} is the most important SSA concept to grasp. It is a special statement, known as a *pseudo-assignment* function. Some call it a "notational fiction." ¹ The purpose of a ϕ -function^{*} is to merge values from different incoming paths, at control flow merge points.


Consider the following code example and its corresponding control-flow graph (CFG) representation:



There is a distinct definition of y in each branch of the if statement. So multiple definitions of y reach the print statement at the control flow merge point. When a compiler transforms this program to SSA, the multiple definitions of y are renamed as y_1 and y_2 . However the print statement could use either variable, dependent on the outcome of the if conditional test. A ϕ -function

¹ Kenneth Zadeck reports that ϕ -functions were originally known as *phoney*-functions, during the development of SSA at IBM Research. Although this was an in-house joke, it did serve as the basis for the eventual name.

 ϕ -function, as multiplexer ϕ -function, parallel semantic of ϕ _{if}-function γ -function



introduces a new variable y_3 , which takes the value of either y_1 or y_2 . Thus the


In terms of their position, ϕ -functions^{*} are generally placed at control flow merge points, i.e., at the heads of basic blocks that have multiple predecessors in control-flow graphs. A ϕ -function at block *b* has *n* parameters if there are *n* incoming control-flow paths to *b*. The behavior of the ϕ -function is to select dynamically the value of the parameter associated with the actually executed control-flow path into *b*. This parameter value is assigned to the fresh variable name, on the left-hand side of the ϕ -function. Such pseudo-functions are required to maintain the SSA property of unique variable definitions, in the presence of branching control flow. Hence, in the above example, y_3 is set to y_1 if control flows from basic block *A*, and set to y_2 if it flows from basic block *B*. Notice that the CFG representation here adopts a more expressive syntax for ϕ -functions than the standard one, as it associates predecessor basic block labels B_i with corresponding SSA variable names a_i , i.e., $a_0 = \phi(B_1 : a_1, \dots, B_n : a_n)$. Throughout this book, basic block labels will be omitted from ϕ -function operands when the omission does not cause ambiguity.

It is important to note that, if there are multiple ϕ -functions^{*} at the head of a basic block, then these are executed in parallel, i.e., simultaneously *not* sequentially. This distinction becomes important if the target of a ϕ -function is the same as the source of another ϕ -function, perhaps after optimizations such as copy propagation (see Chapter 8). When ϕ -functions are eliminated in the SSA destruction phase, they are sequentialized using conventional copy operations, as described in 21.6. This subtlety is particularly important in the context of register allocated code (see Chapter 22).

Strictly speaking, ϕ -functions are not directly executable in software, since the dynamic control-flow path leading to the ϕ -function is not explicitly encoded as an input to ϕ -function. This is tolerable, since ϕ -functions are generally only used during static analysis of the program. They are removed before any program interpretation or execution takes place. However, there are various executable extensions of ϕ -functions, such as ϕ_{if}^* or γ^* functions (see Chapter 14), which take an extra parameter to encode the implicit control dependence that dictates

the argument the corresponding ϕ -function should select. Such extensions are useful for program interpretation (see Chapter 14), if conversion (see Chapter 20), or hardware synthesis (see Chapter 23).

We present one further example in this section, to illustrate how a loop controlflow structure appears in SSA. Here is the non-SSA version of the program and its corresponding control-flow graph SSA version:



The SSA code features two ϕ -functions in the loop header; these merge incoming definitions from before the loop for the first iteration, and from the loop body for subsequent iterations.

It is important to outline that SSA should not be confused with (*dynamic*) single assignment (DSA or simply SA) form used in automatic parallelization. *Static* single assignment does not prevent multiple assignments to a variable during program execution. For instance, in the SSA code fragment above, variables y_3 and x_3 in the loop body are redefined dynamically with fresh values at each loop iteration.

Full details of the SSA construction algorithm are given in Chapter 3. For now, it is sufficient to see that:

- 1. A ϕ -function has been inserted at the appropriate control flow merge point where multiple reaching definitions of the same variable converged in the original program.
- 2. Integer subscripts have been used to rename variables *x* and *y* from the original program.

1 Introduction — (J. Singer)




Fig. 1.1 Example control-flow graph for non-zero value analysis, only showing relevant definition statements for variables *x* and *y*.

1.3 Comparison with classical data-flow analysis

As we will discover further in Chapters 13and 8, one of the major advantages of SSA form concerns data-flow analysis.^{*}Data-flow analysis collects information about programs at compile time in order to make optimizing code transformations. During actual program execution, information flows between variables. Static analysis captures this behavior by propagating *abstract* information, or data-flow facts, using an operational representation of the program such as the control-flow graph (CFG). This is the approach used in classical data-flow analysis.

Often, data-flow information can be propagated more efficiently using a *functional*, or *sparse*, representation of the program such as SSA. When a program is translated into SSA form, variables are renamed at definition points. For certain data-flow problems (e.g. constant propagation) this is exactly the set of program points where data-flow facts may change. Thus it is possible to associate data-flow facts directly with variable names, rather than maintaining a vector of data-flow facts indexed over all variables, at each program point.

Figure 1.1 illustrates this point through an example of non-zero value analysis. For each variable in a program, the aim is to determine statically whether that variable can contain a zero integer value (i.e., null) at runtime. Here 0 represents the fact that the variable is null, \emptyset the fact that it is non-null, and \top the fact that it is maybe-null. With classical dense data-flow analysis on the CFG in Figure 1.1(a), we would compute information about variables *x* and *y* for each

10

data-flow analysis data-flow analysis, non-zero value top, ⊤ data-flow analysis, dense

1.4 SSA in context

of the entry and exit points of the six basic blocks in the CFG, using suitable data-flow equations. Using sparse SSA-based data-flow analysis on Figure 1.1(b), we compute information about each variable based on a simple analysis of its definition statement. This gives us six data-flow facts, one for each SSA version of variables x and y.

For other data-flow problems, properties may change at points that are not variable definitions. These problems can be accommodated in a sparse analysis framework by inserting additional pseudo-definition functions at appropriate points to induce additional variable renaming. See Chapter 13 for one such instance. However, this example illustrates some key advantages of the SSAbased analysis.

- 1. Data-flow information *propagates directly* from definition statements to uses, via the def-use links implicit in the SSA naming scheme. In contrast, the classical data-flow framework propagates information throughout the program, including points where the information does not change, or is not relevant.
- 2. The results of the SSA data-flow analysis are *more succinct*. In the example, there are fewer data-flow facts associated with the sparse (SSA) analysis than with the dense (classical) analysis.

Part II of this textbook gives a comprehensive treatment of some SSA-based data-flow analysis.

1.4 SSA in context

Historical Context. Throughout the 1980s, as optimizing compiler technology became more mature, various intermediate representations (IRs) were proposed to encapsulate data dependence in a way that enabled fast and accurate data-flow analysis. The motivation behind the design of such IRs was the exposure of direct links between variable definitions and uses, known as *def-use chains*, enabling efficient propagation of data-flow information. Example IRs include the program dependence graph [124] and program dependence web [223]. Chapter 14 gives further details on dependence graph style IRs.

Static single assignment form was one such IR, which was developed at IBM Research, and announced publicly in several research papers in the late 1980s [259, 7, 93]. SSA rapidly acquired popularity due to its intuitive nature and straightforward construction algorithm. The SSA property gives a standardized shape for variable def-use chains, which simplifies data-flow analysis techniques.

Current Usage. The majority of current commercial and open-source compilers, including GCC, LLVM, the HotSpot Java virtual machine, and the V8 JavaScript engine, use SSA as a key intermediate representation for program analysis. As optimizations in SSA are fast and powerful, SSA is increasingly used in just-in-time

11

data-flow analysis, sparse def-use chains

just-in-time compiler, JIT back-end, compiler register allocation functional language

(JIT) compilers that operate on a high-level target-independent program repre-

sentation such as Java byte-code, CLI byte-code (.NET MSIL), or LLVM bitcode. Initially created to facilitate the development of high-level program transformations, SSA form has gained much interest due to its favorable properties that often enable the simplification of algorithms and reduction of computational complexity. Today, SSA form is even adopted for the final code generation phase (see Part IV), i.e., the back-end. Several industrial and academic compilers, static or just-in-time, use SSA in their back-ends, e.g., LLVM, HotSpot, LAO, libFirm, Mono. Many compilers that use SSA form perform SSA elimination before register allocation, including GCC, HotSpot, and LLVM. Recent research on register allocation (see Chapter 22)even allows the retention of SSA form until the very end of the code generation process.

SSA for High-Level Languages. So far, we have presented SSA as a useful feature for compiler-based analysis of low-level programs. It is interesting to note that some high-level languages enforce the SSA property. The SISAL language is defined in such a way that programs automatically have referential transparency, since multiple assignments are not permitted to variables. Other languages allow the SSA property to be applied on a per-variable basis, using special annotations like final in Java, or const and readonly in C#.

The main motivation for allowing the programmer to enforce SSA in an explicit manner in high-level programs is that *immutability simplifies concurrent programming*. Read-only data can be shared freely between multiple threads, without any data dependence problems. This is becoming an increasingly important issue, with the shift to multi- and many-core processors.

High-level functional languages claim referential transparency as one of the cornerstones of their programming paradigm. Thus functional programming supports the SSA property implicitly. Chapter 6 explains the dualities between SSA and functional programming.

1.5 About the rest of this book

In this chapter, we have introduced the notion of SSA. The rest of this book presents various aspects of SSA, from the pragmatic perspective of compiler engineers and code analysts. The ultimate goals of this book are:

1. To demonstrate clearly the *benefits* of SSA-based analysis.

2. To dispel the *fallacies* that prevent people from using SSA.

This section gives pointers to later parts of the book that deal with specific topics.

1.5.1 Benefits of SSA

SSA imposes a strict discipline on variable naming in programs, so that each variable has a unique definition. Fresh variable names are introduced at assignment statements, and control-flow merge points. This serves to simplify the structure of variable *def-use* relationships (see Section 2.1) and *live ranges* (see Section 2.3), which underpin data-flow analysis. Part II of this book focus on data-flow analysis using SSA. There are three major advantages to SSA:

- **Compile time benefit.** Certain compiler optimizations can be more efficient when operating on SSA programs, since referential transparency means that data-flow information can be associated directly with variables, rather than with variables at each program point. We have illustrated this simply with the non-zero value analysis in Section 1.3.
- **Compiler development benefit.** Program analyses and transformations can be easier to express in SSA. This means that compiler engineers can be more productive, in writing new compiler passes, and debugging existing passes. For example, the *dead code elimination* pass in GCC 4.x, which relies on an underlying SSA-based intermediate representation, takes only 40% as many lines of code as the equivalent pass in GCC 3.x, which does not use SSA. The SSA version of the pass is simpler, since it relies on the general-purpose, factored-out, data-flow propagation engine.
- **Program runtime benefit.** Conceptually, any analysis and optimization that can be done under SSA form can also be done identically out of SSA form. Because of the compiler development mentioned above, several compiler optimizations are shown to be more effective when operating on programs in SSA form. These include the class of *control-flow insensitive analyses*, e.g. [144].

1.5.2 Fallacies about SSA

Some people believe that SSA is too cumbersome to be an effective program representation. This book aims to convince the reader that such a concern is unnecessary, given the application of suitable techniques. The table below presents some common myths about SSA, and references in this first part of the book contain material to dispell these myths.^{*}

SSA!myths myths

1 Introduction — (J. Singer)

Myth

Reference

SSA greatly increases the number of variables

SSA property is difficult to maintain

SSA destruction generates many copy operations

Chapter 2 reviews the main varieties of SSA, some of which introduce far fewer variables than the original SSA formulation.

Chapters 3 and 5 discuss simple techniques for the repair of SSA invariants that have been broken by optimization rewrites.

Chapters 3 and 21 present efficient and effective SSA destruction algorithms.

CHAPTER 2

Properties and Flavors

P. Brisk F. Rastello

Recall from the previous chapter that a procedure is in SSA form if every variable is defined only once, and every use of a variable refers to exactly one definition. Many variations, or flavors, of SSA form that satisfy these criteria can be defined, each offering its own considerations. For example, different flavors vary in terms of the number of ϕ -functions, which affects the size of the intermediate representation; some variations are more difficult to construct, maintain, and destruct compared to others. This chapter explores these SSA flavors and provides insight regarding their relative merits in certain contexts.

2.1 Def-use and use-def chains

Under SSA form, each variable is defined once. Def-use chains are data structures that provide, for the single definition of a variable, the set of all its uses. In turn, a use-def chain, which under SSA consists of a single name, uniquely specifies the definition that reaches the use. As we will illustrate further in the book (see Chapter 8)def-use chains are useful for forward data-flow analysis as they provide direct connections that shorten the propagation distance between nodes that generate and use data-flow information.

Because of its single definition per variable property, SSA form simplifies def-use and use-def chains in several ways. First, SSA form simplifies def-use chains as it combines the information as early as possible. This is illustrated by Figure 2.1 where the def-use chain in the non-SSA program requires as many merges as there are uses of *x*, whereas the corresponding SSA form allows early and more efficient combination.

copy folding forward control-flow graph

Second, as it is easy to associate each variable with its single defining operation, use-def chains can be represented and maintained almost for free. As this constitutes the skeleton of the so-called SSA graph (see Chapter 14), when considering a program under SSA form, use-def chains are implicitly considered as a given. The explicit representation of use-def chains simplifies backward propagation, which favors algorithms such as dead-code elimination.

For forward propagation, since def-use chains are precisely the reverse of use-def chains, computing them is also easy; maintaining them requires minimal effort. However, even without def-use chains, some lightweight forward propagation algorithms such as copy folding are possible: using a single pass that processes operations along a topological order traversal of a forward CFG,¹ most definitions are processed prior to their uses. When processing an operation, the use-def chain provides immediate access to the prior computed value of an argument. Conservative merging is performed when, at some loop headers, a ϕ -function encounters an unprocessed argument. Such a lightweight propagation engine proves to be fairly efficient.




Fig. 2.1 Def-use chains (dashed) for non-SSA form and its corresponding SSA form program.

¹ A forward control-flow graph is an acyclic reduction of the CFG obtained by removing backedges.

2.2 Minimality

SSA construction is a two-phase process: placement of ϕ -functions, followed by renaming. The goal of the first phase is to generate code that fulfills the single reaching-definition property, as already outlined. Minimality is an additional property relating to code that has ϕ -functions inserted, but prior to renaming; Chapter 3 describes the classical SSA construction algorithm in detail, while this section focuses primarily on describing the minimality property.

A definition *D* of variable *v* reaches a point *p* in the CFG if there exists a path from *D* to *p* that does not pass through another definition of *v*. We say that a code has the *single reaching-definition property* iff no program point can be reached by two definitions of the same variable. Under the assumption that the single reaching-definition property is fulfilled, the *minimality property* states the minimality of the number of inserted ϕ -functions.

This property can be characterized using the following notion of join sets. Let n_1 and n_2 be distinct basic blocks in a CFG. A basic block n_3 , which may or may not be distinct from n_1 or n_2 , is a *join node* of n_1 and n_2 if there exist at least two non-empty paths, i.e., paths containing at least one CFG edge, from n_1 to n_3 and from n_2 to n_3 , respectively, such that n_3 is the only basic block that occurs on both of the paths. In other words, the two paths converge at n_3 and no other CFG node. Given a set *S* of basic blocks, n_3 is a join node of *S* if it is the join node of at least two basic blocks in *S*. The set of join nodes of set *S* is denoted $\mathcal{J}(S)$.

Intuitively, a join set corresponds to the placement of ϕ -functions. In other words, if n_1 and n_2 are basic blocks that both contain a definition of variable v, then we ought to instantiate ϕ -functions for v at every basic block in $\mathscr{J}(\{n_1, n_2\})$. Generalizing this statement, if D_v is the set of basic blocks containing definitions of v, then ϕ -functions should be instantiated in every basic block in $\mathscr{J}(D_v)$. As inserted ϕ -functions are themselves definition points, some new ϕ -functions should be inserted at $\mathscr{J}(D_v \cup \mathscr{J}(D_v))$. Actually it turns out that $\mathscr{J}(S \cup \mathscr{J}(S)) = \mathscr{J}(S)$, so the join set of the set of definition points of a variable in the original program characterizes exactly the minimum set of program points where ϕ -functions should be inserted.

We are not aware of any optimizations that require a strict enforcement of minimality property. However, placing ϕ -functions only at the join sets can be done easily using a simple topological traversal of the CFG as described in Chapter 4, Section 4.4. Classical techniques place ϕ -functions of a variable v at $\mathscr{J}(D_v \cup \{r\})$, with r the entry node of the CFG. There are good reasons for that as we will explain further. Finally, as explained in Chapter 3, Section 3.3 for reducible flow graphs, some copy-propagation engines can easily turn a non-minimal SSA code into a minimal one.

18

strictness non-strict dominance minimal SSA SSA!minimal dominator!immediate immediate|seedominator dominator!tree live-range

2.3 Strict SSA form and dominance property

A procedure is defined to be *strict* if every variable is defined before it is used along every path from the entry to the exit point; otherwise, it is non-strict. Some languages, such as Java, impose strictness as part of the language definition; others, such as C/C++, impose no such restrictions. The code in Figure 2.2a is non-strict as there exists a path from the entry to the use of a that does not go through the definition. If this path is taken through the CFG during the execution, then a will be used without ever being assigned a value. Although this may be permissible in some cases, it is usually indicative of a programmer error or poor software design.

Under SSA, because there is only a single (static) definition per variable, strictness is equivalent to the *dominance property*: each use of a variable is dominated by its definition. In a CFG, basic block n_1 dominates basic block n_2 if every path in the CFG from the entry point to n_2 includes n_1 . By convention, every basic block in a CFG dominates itself. Basic block n_1 strictly dominates n_2 if n_1 dominates n_2 and $n_1 \neq n_2$. We use the symbols n_1 dom n_2 and n_1 sdom n_2 to denote dominance and strict dominance respectively.

Adding a (undefined) pseudo-definition of each variable to the entry point (root) of the procedure ensures strictness. The single reaching-definition property discussed previously mandates that each program point be reachable by exactly one definition (or pseudo-definition) of each variable. If a program point U is a use of variable v, then the reaching definition D of v will dominate U; otherwise, there would be a path from the CFG entry node to U that does not include D. If such a path existed, then the program would not be in strict SSA form, and a ϕ -function would need to be inserted somewhere in $\mathscr{J}(r, D)$ as in our example of Figure 2.2b where \perp represents the undefined pseudo-definition. The so-called *minimal SSA form* is a variant of SSA form that satisfies both the minimality and dominance properties. As shall be seen in Chapter 3, minimal SSA form is obtained by placing the ϕ -functions of variable v at $\mathcal{J}(D_v, r)$ using the formalism of dominance frontier. If the original procedure is non-strict, conversion to minimal SSA will create a strict SSA-based representation. Here, strictness refers solely to the SSA representation; if the input program is non-strict, conversion to and from strict SSA form cannot address errors due to uninitialized variables. To finish with, the use of an implicit pseudo-definition in the CFG entry node to enforce strictness does not change the semantics of the program by any means.

SSA with dominance property is useful for many reasons that directly originate from the structural properties of the variable live-ranges. The immediate dominator or "idom" of a node N is the unique node that strictly dominates N but does not strictly dominate any other node that strictly dominates N. All nodes but the entry node have immediate dominators. A dominator tree is a tree where the children of each node are those nodes it immediately dominates. Because the immediate dominator is unique, it is a tree with the entry node as root. For each variable, its live-range, i.e., the set of program points where it is live,

interference liveness upward-exposed use chordal graph register allocation interference graph




Fig. 2.2 A non-strict code and its corresponding strict SSA form. The presence of \perp indicates a use of an undefined value.

is a sub-tree of the dominator tree. Among other consequences of this property, we can cite the ability to design a fast and efficient method to query whether a variable is live at point *q* or an iteration free algorithm to computes liveness sets (see Chapter 9). This property also allows efficient algorithms to test whether two variables *interfere* (see Chapter 21): usually, we suppose that two variables interfere if their live-ranges intersect (see Section 2.6 for further discussions about this hypothesis). Note that in the general case, a variable is considered to be live at a program point if there exists a definition of that variable that can reach this point (reaching definition analysis), *and* if there exists a definition-free path to a use (upward-exposed use analysis). For strict programs, any program point from which you can reach a use without going through a definition is necessarily reachable from a definition.

Another elegant consequence is that the intersection graph of live-ranges belongs to a special class of graphs called chordal graphs. Chordal graphs are significant because several problems that are NP-complete on general graphs have efficient linear-time solutions on chordal graphs, including graph coloring. Graph coloring plays an important role in register allocation, as the register assignment problem can be expressed as a coloring problem of the interference graph. In this graph, two variables are linked with an edge if they interfere, meaning they cannot be assigned the same physical location (usually, a machine register, or "color"). The underlying chordal property highly simplifies the assignment problem otherwise considered NP-complete. In particular, a traversal of

tree scan pruned SSA SSA!pruned the dominator tree, i.e., a "tree scan," can color all of the variables in the program, without requiring the explicit construction of an interference graph. The tree scan algorithm can be used for register allocation, which is discussed in greater detail in Chapter 22.

As we have already mentioned, most ϕ -function placement algorithms are based on the notion of dominance frontier (see Chapters 3 and 4) and consequently do provide the dominance property. As we will see in Chapter 3, this property can be broken by copy propagation: in our example of Figure 2.2b, the argument a_1 of the copy represented by $a_2 = \phi(a_1, \bot)$ can be propagated and every occurrence of a_2 can be safely replaced by a_1 ; the now identity ϕ -function can then be removed obtaining the initial code, that is still SSA but not strict anymore. Making a non-strict SSA code strict is about the same complexity as SSA construction (actually we need a pruned version as described below). Still the "strictification" usually concerns only a few variables and a restricted region of the CFG: the incremental update described in Chapter 5 will do the work with less efforts.

2.4 Pruned SSA form

One drawback of minimal SSA form is that it may place ϕ -functions for a variable at a point in the control-flow graph where the variable was not actually live prior to SSA. Many program analyses and optimizations, including register allocation, are only concerned with the region of a program where a given variable is live. The primary advantage of eliminating those dead ϕ -functions over minimal SSA form is that it has far fewer ϕ -functions in most cases. It is possible to construct such a form while still maintaining the minimality and dominance properties otherwise. The new constraint is that every *use point* for a given variable must be reached by exactly one definition, as opposed to all program points. Pruned SSA^{*} form satisfies these properties.

Under minimal SSA, ϕ -functions for variable v are placed at the entry points of basic blocks belonging to the set $\mathscr{J}(S, r)$. Under pruned SSA, we suppress the instantiation of a ϕ -function at the beginning of a basic block if v is not live at the entry point of that block. One possible way to do this is to perform liveness analysis prior to SSA construction, and then use the liveness information to suppress the placement of ϕ -functions as described above; another approach is to construct minimal SSA and then remove the dead ϕ -functions using dead code elimination; details can be found in Chapter 3.

Figure 2.3a shows an example of minimal non-pruned SSA. The corresponding pruned SSA form would remove the dead ϕ -function that defines Y_3 since Y_1 and Y_2 are only used in their respective definition blocks.

variable name live-range φ-web web|seeφ-web




Fig. 2.3 Non pruned SSA form allows value numbering to determine that Y_3 and Z_3 have the same value.

2.5 Conventional and transformed SSA form

In many non-SSA and graph coloring based register allocation schemes, register assignment is done at the granularity of webs. In this context, a web is the maximum unions of def-use chains that have either a use or a def in common. As an example, the code of Figure 2.4a leads to two separate webs for variable *a*. The conversion to minimal SSA form replaces each web of a variable *v* in the pre-SSA program with some variable names v_i . In pruned SSA, these variable names partition the live-range of the web: at every point in the procedure where the web is live, *exactly* one variable v_i is also live; and none of the v_i are live at any point where the web is not.

.

Based on this observation, we can partition the variables in a program that has been converted to SSA form into ϕ -equivalence classes that we will refer as ϕ -webs.*We say that *x* and *y* are ϕ -related to one another if they are referenced

.

SSA!conventional conventional|seeSSA C-SSA SSA!transformed tranformed|seeSSA T-SSA SSA!destruction destruction translation out of SSA

by the same ϕ -function, i.e., if *x* and *y* are either parameters or defined by the ϕ -function. The transitive closure of this relation defines an equivalence relation that partitions the variables defined locally in the procedure into equivalence classes, the ϕ -webs. Intuitively, the ϕ -equivalence class of a resource represents a set of resources "connected" via ϕ -functions. For any freshly constructed SSA code, the ϕ -webs exactly correspond to the register web of the original non-SSA code.


Conventional SSA form (C-SSA)^{*} is defined as SSA form for which each ϕ -web is interference free. Many program optimizations such as copy propagation may transform a procedure from conventional to a non-conventional^{*} (T-SSA for Transformed-SSA) form, in which some variables belonging to the same ϕ -web interfere with one another. Figure 2.4c shows the corresponding transformed SSA form of our previous example: here variable a_1 interferes with variables a_2 , a_3 , and a_4 , since it is defined at the top and used last.


Bringing back the conventional property of a T-SSA code is as "difficult" as translating out of SSA (also known as SSA "destruction," see Chapter 3). Indeed, the destruction of conventional SSA form is straightforward: each ϕ -web can be replaced with a single variable; all definitions and uses are renamed to use the new variable, and all ϕ -functions involving this equivalence class are removed. SSA destruction starting from non-conventional SSA form can be performed through a conversion to conventional SSA form as an intermediate step. This conversion is achieved by inserting copy operations that dissociate interfering variables from the connecting ϕ -functions. As those copy instructions will have to be inserted at some points to get rid of ϕ -functions, for machine level transformations such as register allocation or scheduling, T-SSA provides an inaccurate view of the resource usage. Another motivation for sticking to C-SSA is that the names used in the original program might help capture some properties otherwise difficult to discover. Lexical partial redundancy elimination (PRE) as described in Chapter 11 illustrates this point.

Apart from those specific examples most current compilers choose not to maintain the conventional property. Still, we should outline that, as later described in Chapter 21, checking if a given ϕ -web is (and if necessary turning it back to) interference free can be done in linear time (instead of the naive quadratic time algorithm) in the size of the ϕ -web.

2.6 A stronger definition of interference

Throughout this chapter, two variables have been said to interfere if their liveranges intersect. Intuitively, two variables with overlapping lifetimes will require two distinct storage locations; otherwise, a write to one variable will overwrite the value of the other. In particular, this definition has applied to the discussion





of interference graphs and the definition of conventional SSA form, as described above.

Although it suffices for correctness, this is a fairly restrictive definition of interference, *based on static considerations. Consider for instance the case when two simultaneously live variables contain in fact the same value, then it would not be a problem to put both of them in the same register. The ultimate notion of interference, that is obviously undecidable because of a reduction to the halting problem, should decide for two distinct variables whether there exists an execution for which they simultaneously hold two different values. Several "static" extensions to our simple definition are still possible, in which, under very specific conditions, variables whose live-ranges overlap one another may not interfere. We present two examples.

Firstly, consider the double-diamond graph of Figure 2.2a again, which although non-strict, is correct as soon as the two if conditions are the same. Even if *a* and *b* are unique variables with overlapping live ranges, the paths along which a and b are respectively used and defined are mutually exclusive with one another. In this case, the program will either pass through the definition of a and the use of a, or the definition of b and the use of b, since all statements involved are controlled by the same condition, albeit at different conditional statements in the program. Since only one of the two paths will ever execute, it suffices to allocate a single storage location that can be used for a or b. Thus, a and b do not actually interfere with one another. A simple way to refine the interference test is to check if one of the variables is live at the definition point of the other. This relaxed but correct notion of interference would not make a and b of Figure 2.2a interfere while variables a_1 and b_1 of Figure 2.2b would still interfere. This example illustrates the fact that live-range splitting required here to make the code fulfill the dominance property may lead to less accurate analysis results. As far as the interference is concerned, for a SSA code with dominance property,

interference

the two notions are strictly equivalent: two live-ranges intersect iff one contains the definition of the other.

Secondly, consider two variables u and v, whose live-ranges overlap. If we can prove that u and v will always hold the same value at every place where both are live, then they do not actually interfere with one another. Since they always have the same value, a single storage location can be allocated for both variables, because there is only one unique value between them. Of course, this new criterion is in general undecidable. Still, a technique such as global value numbering that is straightforward to implement under SSA (see Chapter 11.5.1) can make a fairly good job, especially in the presence of a code with many variable-to-variable copies, such as one obtained after a naive SSA destruction pass (see Chapter 3). In that case (see Chapter 21), the difference between the refined notion of interference and non-value-based one is significant.

This refined notion of interference has significant implications if applied to SSA form. In particular, the interference graph of a procedure is no longer chordal, as any edge between two variables whose lifetimes overlap could be eliminated by this property.

2.7 Further readings

The advantages of def-use and use-def chains provided for almost free under SSA are well illustrated in Chapter 8 and 13.

The notion of minimal SSA and a corresponding efficient algorithm to compute it were introduced by Cytron et al. [94]. For this purpose they extensively develop the notion of dominance frontier of a node n, $\mathscr{DF}(n) = \mathscr{J}(n, r)$. The fact that $\mathscr{J}^+(S) = \mathscr{J}(S)$ has been actually discovered later, with a simple proof by Wolfe [316]. More details about the theory on (iterated) dominance frontier can be found in Chapters 3 and 4. The post-dominance frontier, which is its symmetric notion, also known as the control dependence graph, finds many applications. Further discussions on control dependence graph can be found in Chapter 14.

Most SSA papers implicitly consider the SSA form to fulfill the dominance property. The first technique that really exploits the structural properties of the strictness is the fast SSA destruction algorithm developed by Budimlić et al. [58] and revisited in Chapter 21.

The notion of pruned SSA has been introduced by Choi, Cytron, and Ferrante [71]. The example of Figure 2.3 to illustrate the difference between pruned and non pruned SSA has been borrowed from Cytron et al. [94]. The notions of conventional and transformed SSA were introduced by Sreedhar et al. in their seminal paper [277] for destructing SSA form. The description of the existing techniques to turn a general SSA into either a minimal, a pruned, a conventional, or a strict SSA is provided in Chapter 3.

2.7 Further readings

The ultimate notion of interference was first discussed by Chaitin in his seminal paper [65] that presents the graph coloring approach for register allocation. His interference test is similar to the refined test presented in this chapter. In the context of SSA destruction, Chapter 21 addresses the issue of taking advantage of the dominance property with this refined notion of interference.

CHAPTER 3

Standard Construction and Destruction Algorithms J. Singer F. Rastello

This chapter SSA *construction* refers to the process of translating a non-SSA program into one that satisfies the SSA constraints. In general, this transformation occurs as one of the earliest phases in the middle-end of an optimizing compiler, when the program has been converted to three-address intermediate code. SSA *destruction* is sometimes called out-of-SSA translation. This step generally takes place in an optimizing compiler after all SSA optimizations have been performed, and prior to code generation. Note however that there are specialized code generation techniques that can work directly on SSA-based intermediate representations such as instruction selection (see Chapter 19), if-conversion (see Chapter 20), and register allocation (see Chapter 22).

The algorithms presented in this chapter are based on material from the seminal research papers on SSA. These original algorithms are straightforward to implement and have acceptable efficiency. Therefore such algorithms are widely implemented in current compilers. Note that more efficient, albeit more complex, alternative algorithms have been devised. These are described further in Chapters 4 and 21.

Figure 3.1 shows the control-flow graph (CFG) of an example program. The set of nodes is $\{r, A, B, C, D, E\}$, and the variables used are $\{x, y, tmp\}$. Note that the program shows the complete control-flow structure, denoted by directed edges between the nodes. However, the program only shows statements that define relevant variables, together with the unique return statement at the exit point of the CFG. All of the program variables are undefined on entry. On certain control-flow paths, some variables may be used without being defined, e.g. *x* on the path $r \rightarrow A \rightarrow C$. We discuss this issue later in the chapter. We intend to use this program as a running example throughout the chapter, to demonstrate various aspects of SSA construction.

3 Standard Construction and Destruction Algorithms — (J. Singer, F. Rastello)

insertion, of ϕ -function live-range splitting reachable, by a definition live-range single definition property renaming, of variables variable name minimal SSA form




Fig. 3.1 Example control-flow graph, before SSA construction occurs.

.

3.1 Construction

The original construction algorithm for SSA form consists of two distinct phases.

- 1. ϕ -function insertion performs *live-range splitting* to ensures that any use of a given variable v is reached^{1*} by exactly one definition of v. The resulting live-ranges exhibit the property of having a single definition, which occurs at the beginning of each live-range.^{*}
- 2. **Variable renaming** assigns a unique variable name to each live-range. This second phase rewrites variable names in program statements such that the program text contains only one definition of each variable, and every use refers to its corresponding unique reaching definition.

As already outlined in Chapter 2, there are different flavors of SSA with distinct properties. In this chapter, we focus on the *minimal* SSA form^{*}.

3.1.1 Join sets and dominance frontiers

In order to explain how ϕ -function insertions occur, it will be helpful to review the related concepts of *join sets* and *dominance frontiers*.

¹ A program point p is said to be *reachable* by a definition of v if there exists a path in the CFG from that definition to p that does not contain any other definition of v.

3.1 Construction

For a given set of nodes *S* in a CFG, the join set $\mathscr{J}(S)$ is the set of *join nodes* of *S*, i.e., nodes in the CFG that can be reached by two (or more) distinct elements of *S* using disjoint paths. Join sets were introduced in Chapter 2, Section 2.2.

- Let us consider some join set examples from the program in Figure 3.1.
- 1. $\mathscr{J}(\{B, C\}) = \{D\}$, since it is possible to get from *B* to *D* and from *C* to *D* along different, non-overlapping, paths.
- 2. Again, $\mathscr{J}(\{r, A, B, C, D, E\}) = \{A, D, E\}$ (where *r* is the entry), since the nodes *A*, *D*, and *E* are the only nodes with multiple predecessors in the program.

The *dominance frontier* of a node n, DF(n), is the border of the CFG region that is dominated by n. More formally,

- node *x* strictly dominates node *y* if *x* dominates *y* and $x \neq y$;
- the set of nodes DF(*n*) contains all nodes *x* such that *n* dominates a predecessor of *x* but *n* does not strictly dominate *x*.

For instance, in our Figure 3.1, the dominance frontier of the *y* defined in block B is the first operation of D, while the DF of the *y* defined in block C would be the first operations of D and E.

Note that DF is defined over individual nodes, but for simplicity of presentation, we overload it to operate over sets of nodes too, i.e., $DF(S) = \bigcup_{s \in S} DF(s)$. The *iterated dominance frontier* $DF^+(S)^*$ is obtained by iterating the computation of DF until reaching a fixed point, i.e., it is the limit $DF_{i\to\infty}(S)$ of the sequence:

$$DF_1(S) = DF(S)$$

$$DF_{i+1}(S) = DF(S \cup DF_i(S))$$

Construction of minimal SSA requires for each variable v the insertion of ϕ -functions at $\mathscr{J}(\text{Defs}(v))$, where Defs(v) is the set of nodes that contain definitions of v. The original construction algorithm for SSA form uses the iterated dominance frontier $\text{DF}^+(\text{Defs}(v))$. This is an over-approximation of join set, since $\text{DF}^+(S) = \mathscr{J}(S \cup \{r\})$, i.e., the original algorithm assumes an *implicit* definition of every variable at the entry node r.

3.1.2 ϕ -function insertion

This concept of dominance frontiers naturally leads to a straightforward approach that places ϕ -functions on a per-variable basis. For a given variable v, we place ϕ -functions at the iterated dominance frontier DF⁺(Defs(v)) where Defs(v) is the set of nodes containing definitions of v. This leads to the construction of SSA form that has the dominance property, i.e., where each the definition of each renamed variable dominates its entire live-range.

Consider again our running example from Figure 3.1. The set of nodes containing definitions of variable x is $\{B, C, D\}$. The iterated dominance frontier of this set is $\{A, D, E\}$ (it is also the DF, no iteration needed here). Hence we need to join set dominance frontier, DF dominates, strictly iterated dominance frontier, DF⁺ dominance property insert ϕ -functions for *x* at the beginning of nodes *A*, *D*, and *E*. Figure 3.2 shows the example CFG program with ϕ -functions for *x* inserted.




Fig. 3.2 Example control-flow graph, including inserted ϕ -functions for variable *x*.

As far as the actual algorithm for ϕ -functions insertion is concerned, we will assume that the dominance frontier of each CFG node is pre-computed and that the iterated dominance frontier is computed on the fly, as the algorithm proceeds. The algorithm works by inserting ϕ -functions iteratively using a worklist of definition points, and flags (to avoid multiple insertions). The corresponding pseudo-code for ϕ -function insertion is given in Algorithm 3.1. The worklist of nodes W is used to record definition points that the algorithm has not yet processed, i.e., it has not yet inserted ϕ -functions at their dominance frontiers. Because a ϕ -function is itself a definition, it may require further ϕ -functions to be inserted. This is the cause of node insertions into the worklist W during iterations of the inner loop in Algorithm 3.1. Effectively, we compute the iterated dominance frontier on the fly. The set F is used to avoid repeated insertion of ϕ functions on a single block. Dominance frontiers of distinct nodes may intersect, e.g., in the example CFG in Figure 3.1, DF(B) and DF(C) both contain D, but once a ϕ -function for a particular variable has been inserted at a node, there is no need to insert another, since a single ϕ -function per variable handles all incoming definitions of that variable to that node.

We give gives a walkthrough example of Algorithm 3.1 in Table 3.1. It shows the stages of execution for a single iteration of the outermost for loop, inserting ϕ -functions for variable *x*. Each row represents a single iteration of the while loop that iterates over the worklist *W*. The table shows the values of *X*, *F* and

3.1 Construction

Algorithm 3.1: Standard algorithm for inserting ϕ -functions

1 for *v*: variable names in original program do $F \leftarrow \{\}$ \triangleright set of basic blocks where ϕ is added 2 $W \leftarrow \{\}$ \triangleright set of basic blocks that contain definitions of v 3 for $d \in \text{Defs}(v)$ do 4 let *B* be the basic block containing *d* 5 $W \leftarrow W \cup \{B\}$ 6 while $W \neq \{\}$ do 7 remove a basic block X from W 8 for *Y*: basic block \in DF(*X*) do 9 if $Y \notin F$ then 10 11 add $v \leftarrow \phi(...)$ at entry of Y $F \leftarrow F \cup \{Y\}$ 12 if $Y \notin \text{Defs}(v)$ then 13 $W \leftarrow W \cup \{Y\}$ 14

W at the start of each while loop iteration. At the beginning, the CFG looks like Figure 3.1. At the end, when all the ϕ -functions for *x* have been placed, then the CFG looks like Figure 3.2.

while loop #	X	DF(X)	F	W
-	-	-	{}	$\{B, C, D\}$
1	В	$\{D\}$	$\{D\}$	$\{C,D\}$
2	C	$\{D, E\}$	$\{D, E\}$	$\{D, E\}$
3	D	$\{E, A\}$	$\{D, E, A\}$	$\{E, A\}$
4	Ε	{}	$\{D, E, A\}$	$\{A\}$
5	Α	$\{A\}$	$\{D, E, A\}$	{}

Table 3.1 Walkthrough of placement of ϕ -functions for variable *x* in example CFG.

Providing the dominator tree is given, the computation of the dominance frontier is quite straightforward. As illustrated by Figure 3.3, this can be understood using the DJ-graph notation. The skeleton of the DJ-graph is the dominator tree of the CFG that makes the D-edges (dominance edges). This is augmented with J-edges (join edges) that correspond to all edges of the CFG whose source does not strictly dominate its destination. A DF-edge (dominance frontier edge) is an edge whose destination is in the dominance frontier of its source. By definition, there is a DF-edge (a, b) between every CFG nodes a, b such that a dominates a predecessor of b, but does not strictly dominate b. In other-words, for each J-edge (a, b), all ancestors of a (including a) that do not strictly dominate bhave b in their dominance frontier. For example, in Figure 3.3, (F, G) is a J-edge, so $\{(F, G), (E, G), (B, G)\}$ are DF-edges. This leads to the pseudo-code given in DJ-graph@DJ-graph dominance edge, D-edge join edge, J-edge dominance frontier edge, DF-edge def-use chains

Algorithm 3.2, where for every edge (a, b) we visit all ancestors of a to add b to their dominance frontier.

Since the iterated dominance frontier is simply the transitive closure of the dominance frontier, we can define the DF⁺-graph as the transitive closure of the DF-graph. In our example, as {(C, E), (E, G)} are DF-edges, (C, G) is a DF⁺-edge. Hence, a definition of x in C will lead to inserting ϕ -functions in E and G. We can compute the iterated dominance frontier for each variable independently, as outlined in this chapter, or "cache" it to avoid repeated computation of the iterated dominance fronter. This leads to more sophisticated algorithms detailed in Chapter 4.




Fig. 3.3 An example CFG and its corresponding DJ-graph (*D*-edges are top-down), DF-graph and DF⁺-graph.

Algorithm 3.2: Algorithm for computing the dominance frontier of each CFG node.

for $(a, b) \in CFG$ edges **do** $x \leftarrow a$ **while** x does not strictly dominate b **do** $DF(x) \leftarrow DF(x) \cup b$ $x \leftarrow \text{immediate dominator}(x)$

Once ϕ -functions have been inserted using this algorithm, the program usually still contains several definitions per variable, however, now there is a single definition statement in the CFG that reaches each use. For each variable use in a ϕ -function, it is conventional to treat them as if the use actually occurs on the corresponding incoming edge or at the end of the corresponding predecessor node. If we follow this convention, then def-use chains are aligned with the CFG dominator tree. In other words, *the single definition that reaches each use dominates that use*.

3.1 Construction

3.1.3 Variable renaming

To obtain the desired property of a static single assignment per variable, it is necessary to perform variable renaming, which is the second phase in the SSA construction process. ϕ -function insertions have the effect of splitting the liverange(s) of each original variable into pieces. The variable renaming phase associates to each individual live-range a new variable name, also called a *version*. The pseudo-code for this process is presented in Algorithm 3.3. Because of the dominance property outlined above, it is straightforward to rename variables using a depth-first traversal of the dominator tree. During the traversal, for each variable v, it is necessary to remember the version of its unique reaching definition at some point p in the graph. This corresponds to the closest definition for v in the per-variable slot "v-reachingDef" that is updated as the algorithm traverses the dominator tree of the SSA graph. This per-variable slot stores the in-scope, "new" variable name (version) for the equivalent variable at the same point in the un-renamed program.

Algorithm 3.3: Renaming algorithm for second phase of SSA construction
⊳ rename variable definitions and uses to have one definition per variable name
1 foreach v : Variable do
2 v.reachingDef $\leftarrow \bot$
³ foreach <i>BB</i> : basic Block in depth-first search preorder traversal of the dom. tree do
4 foreach i: instruction in linear code sequence of <i>BB</i> do
5 foreach v : variable used by non- ϕ -function i do
6 updateReachingDef (v, i)
7 replace this use of v by v .reachingDef in i
foreach v: variable defined by i (may be a ϕ -function) do
9 updateReachingDef(v, i)
10 create fresh variable v'
replace this definition of v by v' in <i>i</i>
v' .reachingDef $\leftarrow v$.reachingDef
13 $v.\text{reachingDef} \leftarrow v'$
foreach ϕ : ϕ -function in a successor of <i>BB</i> do
15 foreach v: variable used by ϕ do
16 updateReachingDef (v, ϕ)
17 replace this use of v by v .reachingDef in ϕ
*

The variable renaming algorithm translates our running example from Figure 3.1 into the SSA form of Figure 3.4a. The table in Figure 3.4b gives a walk-through example of Algorithm 3.3, only considering variable x. The labels l_i mark instructions in the program that mention x, shown in Figure 3.4a. The table records (1) when x reachingDef is updated from x_{old} into x_{new} due to a call

33

renaming, of variables live-range splitting variable!version variable!name of updateReachingDef, and (2) when *x*.reachingDef is x_{old} before a definition statement, then x_{new} afterwards.




Fig. 3.4 SSA form of the example of Figure 3.1.

Procedure updateReachingDef(v,i) Utility function for SSA renaming
Data: <i>v</i> : variable from program
Data: <i>i</i> : instruction from program
▷ search through chain of definitions for v until we find the closest definition that
dominates i, then update v.reachingDef in-place with this definition
$r \leftarrow v.$ reachingDef
2 while not $(r = \perp \text{ or definition}(r) \text{ dominates } i)$ do
$r \leftarrow r.reachingDef$
4 <i>v</i> .reachingDef $\leftarrow r$
*

The original presentation of the renaming algorithm uses a per-variable stack that stores all variable versions that dominate the current program point, rather than the slot-based approach outlined above. In the stack-based algorithm, a stack value is pushed when a variable definition is processed (while we explicitly

3.2 Destruction

update the reachingDef field at this point). The top stack value is peeked when a variable use is encountered (we read from the reachingDef field at this point). Multiple stack values may be popped when moving to a different node in the dominator tree (we always check whether we need to update the reachingDef field before we read from it). While the slot-based algorithm requires more memory, it can take advantage of an existing working field for a variable, and be more efficient in practice.

3.1.4 Summary

Now let us review the flavour of SSA form that this simple construction algorithm produces. We refer back to several SSA properties that were introduced in Chapter 2.

- It is *minimal* (see Section 2.2).^{*}After the ϕ -function insertion phase, but before variable renaming, the CFG contains the minimal number of inserted ϕ -functions to achieve the property that exactly one definition of each variable v reaches every point in the graph.
- It is *not pruned* (see Section 2.4). Some of the inserted ϕ -functions may be dead, i.e., there is not always an explicit use of the variable subsequent to the ϕ -function (e.g., y_5 in Figure 3.4a).
- It is *conventional* (see Section 2.5).*The transformation that renames all ϕ -related variables into a unique representative name and then removes all ϕ -functions is a correct SSA-destruction algorithm.
- Finally, it has the *dominance* property (see Section 2.3). Each variable use is dominated by its unique definition. This is due to the use of iterated dominance frontiers during the ϕ -placement phase, rather than join sets. Whenever the iterated dominance frontier of the set of definition points of a variable differs from its join set, then at least one program point can be reached both by r (the entry of the CFG) and one of the definition points. In other words, as in Figure 3.1, one of the uses of the ϕ -function inserted in block A for x does not have any actual reaching definition that dominates it. This corresponds to the \perp value used to initialize each reachingDef slot in Algorithm^{*} 3.3. Actual implementation code can use a NULL value, create a fake undefined variable at the entry of the CFG, or create undefined pseudo-operations on-the-fly just before the particular use.

3.2 Destruction

SSA form^{*} is a sparse representation of program information, which enables simple, efficient code analysis and optimization. Once we have completed SSA

.

minimal SSA form pruned SSA form conventional SSA form, CSSA strict SSA form dominance property, SSA form with undefined variable SSA destruction conventional SSA form coalescing, of variables ϕ -web conventional SSA parallel copy critical edge edge splitting parallel copy transformed SSA, T-SSA conventional SSA, C-SSA

based optimization passes, and certainly before code generation, it is necessary to eliminate ϕ -functions since these are not executable machine instructions. This elimination phase is known as *SSA destruction*.

When freshly constructed, an untransformed SSA code is conventional and its destruction is straightforward.^{*} One simply has to rename all ϕ -related variables (source and destination operands of the same ϕ -function) into a unique representative variable. Then, each ϕ -function should have syntactically identical names for all its operands, and thus can be removed to coalesce the related live-ranges.^{*}

We refer to a set of ϕ -related variables as a ϕ -web. We recall from Chapter 2 that conventional SSA is defined as a flavor under which each ϕ -web is free from interferences. Hence, if all variables of a ϕ -web have non-overlapping live-ranges then the SSA form is conventional. The discovery of ϕ -webs can be performed efficiently using the classical *union-find* algorithm with a disjoint-set data structure, which keeps track of a set of elements partitioned into a number of disjoint (non-overlapping) subsets. The ϕ -webs discovery algorithm is presented in Algorithm 3.4.

Algorithm 3.4: The ϕ -webs discovery algorithm, based on the union-find pattern

1 for each variable v do 2 $[phiweb(v) \leftarrow \{v\};$ 3 for each instruction of the form $a_{dest} = \phi(a_1, ..., a_n)$ do 4 $[for each source operand <math>a_i$ in instruction do 5 $_{\star} [union(phiweb(a_{dest}), phiweb(a_i))$

While freshly constructed SSA code is conventional, this may not be the case after performing some optimizations such as copy propagation. Going back to conventional SSA form requires the insertion of copies. The simplest (although not the most efficient) way to destroy non-conventional SSA form is to split all *critical edges*, and then replace ϕ -functions by copies at the end of predecessor basic blocks. A critical edge is an edge from a node with several successors to a node with several predecessors. The process of splitting an edge, say (b_1, b_2) , involves replacing edge (b_1, b_2) by (i) an edge from b_1 to a freshly created basic block and by (ii) another edge from this fresh basic block to b_2 . As ϕ -functions have a parallel semantic, i.e., have to be executed simultaneously not sequentially, the same holds for the corresponding copies inserted at the end of predecessor basic blocks. To this end, a pseudo instruction called a *parallel copy* is created to represent a set of copies that have to be executed in parallel. The replacement of parallel copies by sequences of simple copies is handled later on. Algorithm 3.5 presents the corresponding pseudo-code that makes non-conventional SSA conventional.^{*}As already mentioned, SSA destruction of such form is straightforward. However, Algorithm 3.5 can be slightly modified to directly destruct SSA by delet-

3.2 Destruction

ing line 13, replacing a'_i by a_0 in the following lines, and adding "remove the ϕ -function" after them.

edge splitting conservative coalescing register allocation aggressive coalescing

Algorithm 3.5: Critical Edge Splitting Algorithm for making nonconventional SSA form conventional.

1 fc	preach B: basic block of the CFG do	
2	let (E_1, \ldots, E_n) be the list of incoming edges of B	
3	foreach $E_i = (B_i, B)$ do	
4	let PC_i be an empty parallel copy instruction	
5	if B_i has several outgoing edges then	
6	create fresh empty basic block B'_i	
7	replace edge E_i by edges $B_i \rightarrow B'_i$ and $B'_i \rightarrow B$	
8	insert PC_i in B'_i	
9	else	
10	append PC_i at the end of B_i	
11	foreach ϕ -function at the entry of B of the form $a_0 = \phi(B_1 : a_1, \dots, B_n : a_n)$ do	
12	foreach a_i (argument of the ϕ -function corresponding to B_i) do	
13	let a'_i be a freshly created variable	
14	add copy $a'_i \leftarrow a_i$ to PC _i	
15	replace a_i by a'_i in the $\dot{\phi}$ -function	

We stress that the above destruction technique has several drawbacks: first because of specific architectural constraints, region boundaries, or exception handling code, the compiler might not permit the splitting of a given edge; second, the resulting code contains many temporary-to-temporary copy operations. In theory, reducing the frequency of these copies is the role of the coalescing during the register allocation phase. A few memory- and time-consuming coalescing heuristics mentioned in Chapter 22can handle the removal of these copies effectively. Coalescing can also, with less effort, be performed prior to the register allocation phase. As opposed to a (so-called conservative) coalescing during register allocation, this *aggressive* coalescing would not cope with the interference graph colorability. Further, the process of copy insertion itself might take a substantial amount of time and might not be suitable for dynamic compilation. The goal of Chapter 21 is to cope both with non-splittable edges and difficulties related to SSA destruction at machine code level, but also aggressive coalescing in the context of resource constrained compilation.

Once ϕ -functions have been replaced by parallel copies, we need to sequentialize the parallel copies, i.e., replace them by a sequence of simple copies. This phase can be performed immediately after SSA destruction or later on, perhaps even after register allocation (see Chapter 22). It might be useful to postpone the copy sequentialization since it introduces arbitrary interference between variables. As an example, $a_1 \leftarrow a_2 \parallel b_1 \leftarrow b_2$ (where *inst*₁ \parallel *inst*₂ represents two instructions *inst*₁ and *inst*₂ to be executed simultaneously) can be sequentialized

parallel copy, sequentialization of conventional, making SSA strict, making SSA

into $a_1 \leftarrow a_2$; $b_1 \leftarrow b_2$ which would make b_2 interfere with a_1 while the other way round $b_1 \leftarrow b_2$; $a_1 \leftarrow a_2$ would make a_2 interfere with b_1 instead.

If we still decide to replace parallel copies into a sequence of simple copies immediately after SSA destruction, this can be done as shown in Algorithm 3.6.*To see that this algorithm converges, one can visualize the parallel copy as a graph where nodes represent resources and edges represent transfer of values: the number of steps is exactly the number of cycles plus the number of non-self edges of this graph. The correctness comes from the invariance of the behavior of *seq; pcopy*. An optimized implementation of this algorithm will be presented in Chapter 21.

Algorithm 3.6: Replacement of parallel copies with sequences of sequential copy operations.

1	let pcopy denote the pa	rallel copy to be sequentialized	
2	let $seq = ()$ denote the set	equence of copies	
3	while $\neg [\forall (b \leftarrow a) \in pco$	ppy, a = b do	
4	if $\exists (b \leftarrow a) \in pcopy$	s.t. $\not\exists (c \leftarrow b) \in pcopy$ then	\triangleright b is not live-in of pcopy
5	append $b \leftarrow a$	to seq	
6	remove copy b	$\leftarrow a \text{ from } pcopy$	
7	else	⊳ pcopy is only mad	le-up of cycles; Break one of them
7 8	else $ $ let $b \leftarrow a \in pcc$		le-up of cycles; Break one of them
	let $b \leftarrow a \in pcc$		le-up of cycles; Break one of them
8	let $b \leftarrow a \in pcc$	$ppy \text{ s.t. } a \neq b$ hly created variable	le-up of cycles; Break one of them
8 9	let $b \leftarrow a \in pcc$ let a' be a freshappend $a' \leftarrow a$	$ppy \text{ s.t. } a \neq b$ hly created variable	le-up of cycles; Break one of them

3.3 SSA property transformations

As discussed in Chapter 2, SSA comes in different flavors. This section describes algorithms that transform arbitrary SSA code into the desired flavor. Making SSA *conventional* corresponds exactly to the first phase of SSA destruction (described in Section 3.2) that splits critical edges and introduces parallel copies (sequentialized later in bulk or on-demand) around ϕ -functions. As already discussed, this straightforward algorithm has several drawbacks addressed in Chapter 21.

.

Making SSA *strict*, i.e., fulfill *the dominance property*,^{*} is as "hard" as constructing SSA. Of course, a pre-pass through the graph can detect the offending variables that have definitions that do not dominate their uses. Then there are several possible single-variable ϕ -function insertion algorithms (see Chapter 4) that can be used to patch up the SSA, by restricting attention to the set of nonconforming variables. The renaming phase can also be applied with the same filtering process. As the number of variables requiring repair might be a small

3.3 SSA property transformations

proportion of all variables, a costly traversal of the whole program can be avoided by building the def-use chains (for non-conforming variables) during the detection pre-pass. Renaming can then be done on a per-variable basis or better (if pruned SSA is preferred) the reconstruction algorithm presented in Chapter 5 can be used for both ϕ -functions placement and renaming.

The construction algorithm described above does not build *pruned* SSA form. If available, liveness information can be used to filter out the insertion of ϕ -functions wherever the variable is not live: the resulting SSA form is pruned. Alternatively, pruning SSA form is equivalent to a dead-code elimination pass after SSA construction. As use-def chains are implicitly provided by SSA form, dead- ϕ -function elimination simply relies on marking actual uses (non- ϕ -function ones) as *useful* and propagating *usefulness* backward through ϕ -functions. Algorithm 3.7 presents the relevant pseudo-code for this operation. Here, *stack* is used to store useful and unprocessed variables defined by ϕ -functions.

A	lgorithm 3.7: ϕ -function pruning algorithm
1	$stack \leftarrow ()$
	▷ — initial marking phase —
2	foreach I : instruction of the CFG in dominance order do
3	if I is ϕ -function defining variable a then mark a as useless
4	
5	else I is not ϕ -function
6	foreach <i>x</i> : source operand of <i>I</i> do
7	if x is defined by some ϕ -function thenmark x as useful; stack.push(x)
8	mark x as useful; <i>stack</i> .push(x)
	\triangleright — usefulness propagation phase —
9	while <i>stack</i> not empty do
9 10	$a \leftarrow stack.pop()$
	let I be the ϕ -function that defines a
11	
12	foreach <i>x</i> : source operand of <i>I</i> do
13	if x is marked as useless then
14	
	▷ — final pruning phase —
15	foreach <i>I</i> : ϕ -function do
16	if destination operand of <i>I</i> marked as useless then delete <i>I</i>

To construct pruned SSA form via dead code elimination, it is generally much faster to first build *semi-pruned SSA form*, rather than minimal SSA form, and then apply dead code elimination. Semi-pruned SSA form is based on the observation that many variables are *local*, i.e., have a small live-range that is within a single basic block. Consequently, pruned SSA would not instantiate any ϕ -functions for these variables. Such variables can be identified by a linear traversal over each basic block of the CFG. All of these variables can be filtered out: min-

39

pruned SSA, building dead ϕ -functions dead code elimination def-use chains use-def chains semi-pruned SSA local variable

insertion of ϕ -function, pessimistic minimal, making SSA non copy-propagation strict, making SSA nonreaucible CFG **3.3.1** Pessimistic ϕ -function insertion minimal, making SSA

40

imal SSA form restricted to the remaining variables gives rise to the so called semi-pruned SSA form.

Construction of minimal SSA, as outlined in Section 3.1, comes at the price of a sophisticated algorithm involving the computation of iterated dominance frontiers. Alternatively, ϕ -functions may be inserted in a *pessimistic* fashion, as detailed below. In the pessimistic approach, a ϕ -function is inserted at the start of each CFG node (basic block) for each variable that is live at the start of that node. A less sophisticated, or *crude*, strategy is to insert a ϕ -function for each variable at the start of each CFG node; the resulting SSA will not be pruned. When a pessimistic approach is used, many inserted ϕ -functions are redundant. Code transformations such as code motion, or other CFG modifications, can also introduce redundant ϕ -functions, i.e., make a minimal SSA program become non-minimal.

The application of *copy propagation* and rule-based ϕ -function rewriting can remove many of these redundant ϕ -functions. As already mentioned in Chapter 2, copy propagation can break the dominance property by propagating variable a_j through ϕ -functions of the form $a_i = \phi(a_{x_1}, \dots, a_{x_k})$ where all the source operands are syntactically equal to either a_i or \perp . If we want to avoid breaking the dominance property we simply have to avoid applying copy propagations that involve \perp . A more interesting rule is the one that propagates a_i through a ϕ -function of the form $a_i = \phi(a_{x_1}, \dots, a_{x_k})$ where all the source operands are syntactically equal to either a_i or a_i . These ϕ -functions turn out to be "identity" operations, where all the source operands become syntactically identical and equivalent to the destination operand. As such, they can be trivially eliminated from the program. Identity ϕ -functions can be simplified this way from inner to outer loops. To be efficient, variable def-use chains should be pre-computedotherwise as many iterations as the maximum loop depth might be necessary for copy propagation. When the CFG is reducible, ² this simplification produces minimal SSA.^{*}The underlying reason is that the def-use chain of a given ϕ -web is, in this context, isomorphic with a subgraph of the reducible CFG: all nodes except those that can be reached by two different paths (from actual non- ϕ function definitions) can be simplified by iterative application of T1 (removal of self edge) and T2 (merge of a node with its unique predecessor) graph reductions. Figure 3.5 illustrates these graph transformations. To be precise, we can simplify an SSA program as follows:

1. Remove any ϕ -node $a_i = \phi(a_{x_1}, \dots, a_{x_k})$ where all a_{x_n} are a_j . Replace all occurrences of a_i by a_j . This corresponds to T2 reduction.

² A CFG is reducible if there are no jumps into the middle of loops from the outside, so the only entry to a loop is through its header. Section 3.4 gives a fuller discussion of reducibility, with pointers to further reading.

- 3.3 SSA property transformations
- 2. Remove any ϕ -node $a_i = \phi(a_{x_1}, \dots, a_{x_k})$ where all $a_{x_n} \in \{a_i, a_j\}$. Replace all occurrences of a_i by a_j . This corresponds to *T1* followed by *T2* reduction.




Fig. 3.5 *T1* and *T2* rewrite rules for SSA-graph reduction, applied to def-use relations between SSA variables.

This approach can be implemented using a worklist, which stores the candidate nodes for simplification. Using the graph made up of def-use chains (see Chapter 14), the worklist can be initialized with successors of non- ϕ -functions. However, for simplicity, we may initialize it with all ϕ -functions. Of course, if loop nesting forest information is available, the worklist can be avoided by traversing the CFG in a single pass from inner to outer loops, and in a topological order within each loop (header excluded). But since we believe the main motivation for this approach to be its simplicity, the pseudo-code shown in Algorithm 3.8 uses a work queue.

This algorithm is guaranteed to terminate in a fixed number of steps. At every iteration of the while loop, it removes a ϕ -function from the work queue W. Whenever it adds new ϕ -functions to W, it removes a ϕ -function from the program. The number of ϕ -functions in the program is bounded so the number of insertions to W is bounded. The queue could be replaced by a worklist, and the insertions/removals done at random. The algorithm would be less efficient, but the end result would be the same.

Algorithm 3.8: Removal of redundant ϕ -functions using rewriting rules and work queue.

1 $W \leftarrow ()$ ² foreach I: ϕ -function in program in reverse post-order do 3 W.enqueue(I); mark I4 while W not empty do $I \leftarrow W.$ dequeue(); unmark I5 let *I* be of the form $a_i = \phi(a_{x_1}, \dots, a_{x_k})$ 6 **if** all source operands of the ϕ -function are $\in \{a_i, a_i\}$ **then** 7 Remove I from program 8 **foreach** I': instruction different from I that uses a_i **do** 9 replace a_i by a_i in I'10 if I' is a ϕ -function and I' is not marked then 11 mark I'; W.enqueue(I') 12

3.4 Further readings

The early literature on SSA form [93, 94] introduces the two phases of the construction algorithm we have outlined in this chapter, and discusses algorithmic complexity on common and worst-case inputs. These initial presentations trace the ancestry of SSA form back to early work on data-flow representations by Shapiro and Saint [268].

Briggs et al. [54] discuss pragmatic refinements to the original algorithms for SSA construction and destruction, with the aim of reducing execution time. They introduce the notion of semi-pruned form, show how to improve the efficiency of the stack-based renaming algorithm, and describe how copy propagation must be constrained to preserve correct code during SSA destruction.

There are numerous published descriptions of alternative algorithms for SSA construction, in particular for the ϕ -function insertion phase. The pessimistic approach that first inserts ϕ -functions at all control-flow merge points and then removes unnecessary ones using simple *T1/T2* rewrite rules was proposed by Aycock and Horspool [18]. Brandis and Mössenböck [49] describe a simple, syntax-directed approach to SSA construction from well structured high-level source code. Throughout this textbook, we consider the more general case of SSA construction from arbitrary CFGs.

A *reducible* CFG is one that will collapse to a single node when it is transformed using repeated application of T1/T2 rewrite rules. Also et al. [2] describe the concept of reducibility and trace its history in early compilers literature.

Sreedhar and Gao [273] pioneer linear-time complexity ϕ -function insertion algorithms based on DJ-graphs. These approaches have been refined by other researchers. Chapter 4 explores these alternative construction algorithms in depth.

3.4 Further readings

Blech et al. [34] formalize the semantics of SSA, in order to verify the correctness of SSA destruction algorithms. Boissinot et al. [41] review the history of SSA destruction approaches, and highlight misunderstandings that led to incorrect destruction algorithms. Chapter 21 presents more details on alternative approaches to SSA destruction.

There are instructive dualisms between concepts in SSA form and functional programs, including construction, dominance and copy propagation. Chapter 6 explores these issues in more detail.

insertion, of φ-function renaming, of variables SSA!minimal DJ-graph@DJ-graph iterated dominance frontier loop nesting forest dominance frontier, DF dominance frontier



Advanced Construction Algorithms for SSA D. Das U. Ramakrishna V. Sreedhar

The insertion of ϕ -functions ^{*} is an important step in the construction of Static Single Assignment (SSA) form. In SSA form every variable is assigned only once. At control flow merge points ϕ -functions are added to ensure that every use of a variable corresponds to exactly one definition. In the rest of this chapter we will present three different approaches for inserting ϕ -functions at appropriate merge nodes. Recall that SSA construction falls into two phases of ϕ -function insertion and variable renaming. Here we present different approaches for the first phase for minimal SSA form. We first present some properties of the DJ-graph that allow to compute the iterated dominance frontier (DF⁺) of a given set of nodes *S* by traversing the DJ-graph from leaves to root. ϕ -functions can then be placed using the DF⁺ set. Based on the same properties, we then present an alternative scheme for computing DF⁺-graph based on data-flow equations, this time using a traversal of the DJ-graph from root to leafs. Finally, we describe another approach for computing the iterated dominance frontier based on the loop nesting forest.

4.1 Basic algorithm

We start by recalling the basic algorithm already described in Chapter 3. The original algorithm for ϕ -functions is based on computing the dominance frontier (DF) set for the given control-flow graph. The dominance frontier DF(*x*) of a node *x* is the set of all nodes *z* such that *x* dominates a predecessor of *z*, without strictly dominating *z*. For example, DF(8) = {6,8} in Figure 4.1. The basic algorithm for the insertion of ϕ -functions consists in computing the iterated dominance

46 4 Advanced Construction Algorithms for SSA — (D. Das, U. Ramakrishna, V. Sreedhar)

frontier (DF⁺) for a set of all definition points (or nodes where variables are defined). Let Defs(v) be the set of nodes where variable v is defined. Given that the dominance frontier for a set of nodes is just the union of the DF set of each node, we can compute $DF^+(Defs(v))$ as a limit of the following recurrence equation (where *S* is initially Defs(v)):

$$DF^{+}_{i}(S) = DF(S)$$
$$DF^{+}_{i+1}(S) = DF(S \cup DF^{+}_{i}(S))$$

A ϕ -function is then inserted at each join node in the DF⁺(Defs(v)) set.

4.2 Computation of DF^+(S) using DJ-graphs

We now present a linear time algorithm for computing the $DF^+(S)$ set of a given set of nodes *S* without the need for explicitly pre-computing the full DF set. The algorithm uses the DJ-graph (see Chapter 3, Section 3.1.2 and Figure 3.3b) representation of a CFG. The DJ-graph^{*} for our example CFG is also shown in Figure 4.1b. Rather than explicitly computing the DF set, this algorithm uses a DJ-graph to compute the DF⁺(Defs(v)) on the fly.

4.2.1 Key observations

Now let us try to understand how to compute the DF set for a *single node* using the DJ-graph. Consider the DJ-graph shown in Figure 4.1b where the depth of a node is the distance from the root in the dominator tree. The first key observation is that a DF-edge never goes down to a greater depth. To give a raw intuition of why this property holds, suppose there was a DF-edge from 8 to 7, then there would be a path from 3 to 7 through 8 without flowing through 6, which contradicts the dominance of 7 by 6.

As a consequence, to compute DF(8) we can simply walk down the dominator (D) tree from node 8 and from each visited node *y*, identify all join (J) edges $y \perp z$ such that *z*.depth \leq 8.depth. For our example the J-edges that satisfy this condition are $10 \perp 8$ and $9 \perp 6$. Therefore DF(8) = {6, 8}. To generalize the example, we can compute the DF of a node *x* using the following formula (see Figure 4.2a for a illustration):

 $DF(x) = \{z \mid \exists y \in dominated(x) \land y \perp z \in J \text{-edges} \land z \text{.depth} \le x \text{.depth} \}$

where

$$dominated(x) = \{y \mid x dom y\}$$

join node DJ-graph@DJ-graph dominator!tree dominance frontier edge, DF-edge join edge, J-edge





Fig. 4.1 A motivating example.

Now we can extend the above idea to compute the DF⁺ for *a set of nodes*, and hence the insertion of ϕ -functions. This algorithm does not precompute DF; given a set of initial nodes S = Defs(v) for which we want to compute the relevant set of ϕ -functions, a key observation can be made. Let w be an ancestor node of a node x on the dominator tree. If DF(x) has already been computed before the computation of DF(w), the traversal of dominated(x) can be avoided and DF(x) directly used for the computation of DF(w). This is because nodes reachable from dominated(x) are already in DF(x). However, the converse may not be true, and therefore the order of the computation of DF is crucial.

To illustrate the key observation consider the example DJ-graph in Figure 4.1b, and let us compute $DF^+({3,8})$. It is clear from the recursive definition of DF^+ that we have to compute DF(3) and DF(8) as a first step. Now supposing we start with node 3 and compute DF(3). The resulting DF set is $DF(3) = {2}$. Now supposing we next compute the DF set for node 8, and the resulting set is $DF(8) = {6,8}$. Notice here that we have already visited node 8 and its sub-tree when visiting node 3. We can avoid such duplicate visits by ordering the computation of DF set so that we first compute DF(8) and then during the computation of DF(3) we avoid visiting the sub-tree of node 8, and use the result DF(8) that was previously computed.

Thus, to compute DF(w), where w is an ancestor of x in the DJ-graph, we do not need to compute it from scratch as we can re-use the information computed as part of DF(x) as shown. For this, we need to compute the DF of deeper (based on depth) nodes (here, x), before computing the DF of a shallower node (here, w). The formula is as follows, with Figure 4.2b illustrating the positions of nodes z and z'.






Fig. 4.2 Illustrating examples to the DF formulas.

$$DF(w) = \{z \mid z \in DF(x) \land z.depth \le w.depth\} \cup \{z' \mid y \in subtree(w) \land subtree(x) \land y \xrightarrow{J} z' \land z'.depth \le w.depth\}$$

4.2.2 Main algorithm

In this section we present the algorithm for computing DF^{+*} . Let, for node x, x.depth be its depth from the root node r, with r.depth = 0. To ensure that the nodes are processed according to the above observation we use a simple array of sets *OrderedBucket*, and two functions defined over this array of sets: (1) InsertNode(n) that inserts the node n in the set *OrderedBucket*[n.depth], and (2) GetDeepestNode() that returns a node from the *OrderedBucket* with the deepest depth number.

In Algorithm 4.1, at first we insert all nodes belonging to *S* in the *Ordered-Bucket*. Then the nodes are processed in a bottom-up fashion over the DJ-graph from deepest node depth to least node depth by calling Visit(x). The procedure Visit(x) essentially walks top-down in the DJ-graph avoiding already visited nodes. During this traversal it also peeks at destination nodes of J-edges. Whenever it notices that the depth number of the destination node of a J-edge is less than or equal to the depth number of the *current_x*, the destination node is added to the DF⁺ set (Line 4) if it is not present in DF⁺ already. Notice that at Line 5 the destination node is also inserted in the *OrderedBucket* if it was never inserted before. Finally, at Line 9 we continue to process the nodes in the sub-tree by visiting over the D-edges. When the algorithm terminates, the set DF⁺ contains the iterated dominance frontier for the initial set *S*.

Algorithm 4.1: Algorithm for computing $DF^+(S)$ set.

	(0) set.
Input: DJ-graph representation of a program	
Input: S: set of CFG nodes	
Output: $DF^+(S)$	
1 $DF^+ \leftarrow \emptyset$	
2 foreach node $x \in S$ do	
3 InsertNode(x)	
4 $x.visited \leftarrow false$	
5 while $x \leftarrow \text{GetDeepestNode}()$ do	Get node from the deepest depth
$6 \qquad current_x \leftarrow x$	
7 x.visited \leftarrow true	
8 Visit(x)	\triangleright Find DF(x)
9 return DF ⁺	

Procedure Visit(y)




Fig. 4.3 Phases of Algorithm 4.1 for $S = Defs(v) = \{1, 3, 4, 7\}$.

Visit(7)

 $DF^+ = \{2\}$

InsertNode(2)

5

 $DF^+ = \{\}$

In Figure 4.3, some of the phases of the algorithm are depicted for clarity. The *OrderedBucket* is populated with the nodes 1,3,4 and 7 corresponding to $S = \text{Defs}(v) = \{1,3,4,7\}$. The nodes are inserted in the buckets corresponding to the depths at which they appear. Hence, node 1 which appears at depth 0 is in

Visit(5)

 $DF^+ = \{2, 5, 6\}$

InsertNode(6)

Visit(6)

 $DF^+ = \{2, 5, 6\}$

Visit(4)

 $DF^+ = \{2, 5\}$

InsertNode(5)

50 4 Advanced Construction Algorithms for SSA — (D. Das, U. Ramakrishna, V. Sreedhar)

the 0-th bucket, node 3 is in bucket 2 and so on. Since the nodes are processed bottom-up, the first node that is visited is node 7. The J-edge 7^{\bot_2}2 is considered, and the DF⁺ set is empty: the DF⁺ set is updated to hold node 2 according to Line 4 of the Visit procedure. In addition, InsertNode(2) is invoked and node 2 is inserted in bucket 2. The next node visited is node 4. The J-edge 4^{\bot_2}5 is considered which results in the new DF⁺ = {2,5}. The final DF⁺ set converges to {2,5,6} when node 5 is visited. Subsequent visits of other nodes do not add anything to the DF⁺ set. An interesting case arises when node 3 is visited. Node 3 finally causes nodes 8, 9 and 10 also to be visited (Line 9 during the down traversal of the D-graph). However, when node 10 is visited, considering J-edge 10^{\bot_2}8 does not result in an update of the DF⁺ set as the depth of node 8 is deeper than that of node 3.

4.3 Data-flow computation of DF⁺-graph using DJ-graph

In this section we describe a method to iteratively compute the DF⁺ relation using a data-flow formulation. As already mentioned, the DF⁺ relation can be computed using a transitive closure of the DF-graph, which in turn can be computed from the DJ-graph. In the algorithm proposed here, explicit DF-graph construction or the transitive closure formation are not necessary. Instead, the same result can be achieved by formulating the DF⁺ relation as a data-flow problem and solving it iteratively. For several applications, this approach has been found to be a fast and effective method to construct DF⁺(*x*) for each node *x* and the corresponding ϕ -function insertion using the DF⁺(*x*) sets.

Data-flow equation:

Consider a J-edge $y \perp z$. Then for all nodes x such that x dominates y and x.depth $\geq z.depth$:

 $DF^+(x) = DF^+(x) \cup DF^+(z) \cup \{z\}$

The set of data-flow equations for each node n in the DJ-graph can be solved iteratively using a top-down pass over the DJ-graph. To check whether multiple passes are required over the DJ-graph before a fixed point is reached for the data-flow equations, we devise an "inconsistency condition" stated as follows:

Inconsistency Condition:

For a J-edge, $y' \xrightarrow{L} x$, if y' does not satisfy $DF^+(y') \supseteq DF^+(x)$, then the node y' is said to be inconsistent.

The algorithm described in the next section is directly based on the method of building up the $DF^+(x)$ sets of the nodes as each J-edge is encountered in an iterative fashion by traversing the DJ-graph top-down. If no node is found to be *inconsistent* after a single top-down pass, all the nodes are supposed to have

4.3 Data-flow computation of DF⁺-graph using DJ-graph

reached fixed-point solutions. If some node is found to be inconsistent, multiple passes are required until a fixed-point solution is reached.

4.3.1 Top down DF^+ set computation

Function TDMSC-Main(DJ-graph)	
Input: A DJ-graph representation of a program.	
Output: The DF ⁺ sets for the nodes.	
1 foreach node $x \in DJ$ -graph do	
$2 [DF^+(x) \leftarrow \{\}$	
3 repeat until TDMSC-I(DJ-graph)	

Function TDMSC-I(DJ-graph)		
1 RequireAnotherPass \leftarrow false		
2 foreach edge e do e .visited \leftarrow false		
³ while $z \leftarrow$ next node in B(readth) F(irst) S(earch) order of DJ-graph do		
4 foreach incoming edge $e = y \stackrel{I}{\rightarrow} z$ do		
5 if not <i>e</i> .visited then		
$6 \qquad e.visited \leftarrow true$		
7 $x \leftarrow y$		
8 while (x.depth \geq z.depth) do		
9 $DF^+(x) \leftarrow DF^+(x) \cup DF^+(z) \cup \{z\}$		
10 $ x \leftarrow x$		
foreach incoming edge $e' = y' \stackrel{\perp}{\rightarrow} lx$ do		
13 if e'.visited then		
14 if $DF^+(y') \not\supseteq DF^+(lx)$ then \triangleright <i>Check inconsistency</i>		
15 $RequireAnotherPass \leftarrow true;$		
16 return RequireAnotherPass		

The first and direct variant of the approach laid out above is poetically termed TDMSC-I. This variant works by scanning the DJ-graph in a top-down fashion as shown in Line 3 of Function TDMSC-I. All $DF^+(x)$ sets are set to the empty set before the initial pass of TDMSC-I. The $DF^+(x)$ sets computed in a previous pass are carried over if a subsequent pass is required.

The DJ-graph is visited depth by depth. During this process, for each node z encountered, if there is an *incoming* J-edge $y \xrightarrow{L} z$ as in Line 4, then a separate

52 4 Advanced Construction Algorithms for SSA — (D. Das, U. Ramakrishna, V. Sreedhar)

bottom-up pass starts at Line 8 (see Figure 4.4a for a snapshot of the variables during algorithm execution).

This bottom-up pass traverses all nodes x such that x dominates y and x.depth $\ge y$.depth, updating the DF⁺(x) values using the aforementioned data-flow equation. Line 12 is used for the inconsistency check. *RequireAnotherPass* is set to true only if a fixed point is not reached and the inconsistency check succeeds for some node.

There are some subtleties in the algorithm that should be noted. Line 12 of the algorithm visits incoming edges to lx only when lx is at the same depth as z, which is the current depth of inspection and the incoming edges to lx's posterity are at a depth greater than that of node z and are unvisited yet.

Here, we will briefly walk through TDMSC-I using the DJ-graph of Figure 4.1b (reprinted here as 4.4b). Moving top-down over the graph, the first J-edge encountered is when z = 2, i.e., $7 \rightarrow 2$. As a result, a bottom-up climbing of the nodes happens, starting at node 7 and ending at node 2 and the DF⁺ sets of these nodes are updated so that $DF^{+}(7) = DF^{+}(6) = DF^{+}(3) = DF^{+}(2) = \{2\}$. The next J-edge to be visited can be any of $5 \rightarrow 6$, $9 \rightarrow 6$, $6 \rightarrow 5$, $4 \rightarrow 5$, or $10 \rightarrow 8$ at depth = 3. Assume node 6 is visited first, and thus it is $5 \cancel{-}6$, followed by $9 \cancel{-}6$. This results in $DF^+(5) = DF^+(5) \cup DF^+(6) \cup \{6\} = \{2, 6\}, DF^+(9) = DF^+(9) \cup DF^+(6) \cup \{6\} = \{2, 6\}, DF^+(6) \cup \{2, 6$ and $DF^+(8) = DF^+(8) \cup DF^+(6) \cup \{6\} = \{2, 6\}$. Now, let $6 \xrightarrow{J} 5$ be visited. Hence, $DF^{+}(6) = DF^{+}(6) \cup DF^{+}(5) \cup \{5\} = \{2, 5, 6\}$. At this point, the *inconsistency check* comes into the picture for the edge 6^{-1} , as 5^{-1} , 6 is another J-edge that is already visited and is an incoming edge of node 6. Checking for $DF^+(5) \supseteq DF^+(6)$ fails, implying that the $DF^+(5)$ needs to be computed again. This will be done in a succeeding pass as suggested by the RequireAnotherPass value of true. In a second iterative pass, the J-edges are visited in the same order. Now, when $5 \rightarrow 6$ is visited, $DF^+(5) = DF^+(5) \cup DF^+(6) \cup \{6\} = \{2, 5, 6\}$ as this time $DF^+(5) = \{2, 6\}$ and




Fig. 4.4 (a) Snapshot during execution of the TDMSC-I algorithm and (b) Recall of running example.

4.4 Computing iterated dominance frontier using loop nesting forests

DF⁺(6) = {2,5,6}. On a subsequent visit of $6 \xrightarrow{I} 5$, DF⁺(6) is also set to {2,5,6}. The inconsistency does not appear any more and the algorithm proceeds to handle the edges $4\xrightarrow{I} 5$, $9\xrightarrow{I} 6$ and $10\xrightarrow{I} 8$ which have also been visited in the earlier pass. TDMSC-I is repeatedly invoked by a different function which calls it in a loop till *RequireAnotherPass* is returned as false as shown in the procedure TDMSCMain.

Once the iterated dominance frontier relation is computed for the entire CFG, inserting the ϕ -functions is a straightforward application of the DF⁺(*x*) values for a given Defs(*x*), as shown in Algorithm 4.2.

Algorithm 4.2: ϕ -function insertion for Defs(<i>x</i>) using DF ⁺ sets.
Input: A CFG with DF^+ sets computed and $Defs(x)$.
Output: Blocks augmented by ϕ -functions for the given Defs(<i>x</i>).
1 foreach $n \in \text{Defs}(x)$ do
2 foreach $n' \in DF^+(n)$ do
3 Add a ϕ -function for n in n' if not inserted already

4.4 Computing iterated dominance frontier using loop nesting forests

This section illustrates the use of *loop nesting forests* to construct the iterated dominance frontier (DF⁺) of a set of vertices in a CFG. This method works with reducible as well as irreducible loops.

4.4.1 Loop nesting forest

A loop nesting forest is a data structure that represents the loops in a CFG and the containment relation between them. In the example shown in Figure 4.5a the loops with back edges $11 \rightarrow 9$ and $12 \rightarrow 2$ are both reducible loops. The corresponding loop nesting forest is shown in Figure 4.5b and consists of two loops whose header nodes are 2 and 9. The loop with header node 2 contains the loop with header node 9.

53

loop nesting forest iterated dominance frontier loop nesting forest reducible loop 54 4 Advanced Construction Algorithms for SSA — (D. Das, U. Ramakrishna, V. Sreedhar)

forward control flow graph back edge reachable, by a definition forward control flow graph reachable, by a definition




Fig. 4.5 An example CFG with four defs and one use of variable *v* and its loop nesting forest.

4.4.2 Main algorithm

The idea is to use the forward CFG, an acyclic version of the control flow graph (i.e., without back edges), and construct the DF^+ for a variable in this context: whenever two distinct definitions reach a join point, it belongs to the DF^+ . Then, we take into account the back edges using the loop nesting forest: if a loop contains a definition, its header also belongs to the DF^+ .

A definition node *d* "reaches"^{*} another node *u* if there is non-empty a path in the graph from *d* to *u* which does not contain any redefinition. If at least two definitions reach a node *u*, then *u* belongs to $DF^+(S)$ where S = Defs(x) consists of these definition nodes. This suggests the Algorithm 4.3 which works for *acyclic* graphs. For a given *S*, we can compute $DF^+(S)$ as follows:

- Initialize DF⁺ to the empty set ;
- Using a topological order, compute the subset of DF⁺(Defs(*x*)) that can reach a node using forward data-flow analysis ;
- Add a node to DF⁺ if it is reachable from multiple nodes;

For Figure 4.5, the forward CFG of the graph *G*, termed G_{fwd} , is formed by dropping the back edges $11 \rightarrow 9$ and $12 \rightarrow 2$. Also, *r* is a specially designated node that is the root of the CFG. For the definitions of *x* in nodes 4, 5, 7 and 12 in Figure 4.5, the subsequent nodes (forward) reached by multiple definitions are 6

4.4 Computing iterated dominance frontier using loop nesting forests

back edge reducible CFG back edge

and 8: node 6 can be reached by any one of the two definitions in nodes 4 or 5, and node 8 by either the definition from node 7 or one of 4 or 5. Note that the back edges^{*} do not exist in the forward CFG and hence node 2 is not part of the DF^+ set yet. We will see later how the DF^+ set for the entire graph is computed by considering the contribution of the back edges.

Algorithm 4.3: Algorithm for DF⁺ in an acyclic graph. Input: Gfwd: forward CFG **Input:** S: subset of nodes Output: DF⁺(S) 1 $DF^+ \leftarrow \emptyset$ 2 **foreach** node *n* **do** *UniqueReachingDef*(*n*) \leftarrow {*r*} **3** foreach node $u \neq r$ in topological order do ReachingDefs $\leftarrow \emptyset$ 4 5 foreach v predecessor of u do if $v \in DF^+ \cup S \cup r$ then 6 *ReachingDefs* \leftarrow *ReachingDefs* \cup {*v*}; 7 8 else $ReachingDefs \leftarrow ReachingDefs \cup UniqueReachingDef(v);$ 9 if |ReachingDefs| = 1 then 10 11 $UniqueReachingDef(u) \leftarrow ReachingDefs;$ else 12 $DF^+ \leftarrow DF^+ \cup \{u\};$ 13 14 return DF⁺

Let us walk through this algorithm computing DF⁺ for variable v, i.e., $S = \{4, 5, 7, 12\}$. The nodes in Figure 4.5 are already numbered in topological order. Nodes 1 to 5 have only one predecessor, none of them being in S, so their *Uni-queReachingDef* stays r, and DF⁺ is still empty. For node 6, its two predecessors belong to S, hence *ReachingDefs* = $\{4, 5\}$, and 6 is added to DF⁺. Nothing changes for 7, then for 8 its predecessors 6 and 7 are respectively in DF⁺ and S: they are added to *ReachingDefs*, and 8 is then added to DF⁺. Finally, for nodes 8 to 12, their *UniqueReachingDef* will be updated to node 8, but this will not change DF⁺ anymore which will end up being $\{6, 8\}$.

DF⁺ on reducible graphs

A reducible graph can be decomposed into an acyclic graph and a set of back edges. The contribution of back edges to the iterated dominance frontier can be identified by using the loop nesting forest. If a vertex v is contained in a loop, then $DF^+(v)$ will contain the loop header, i.e. the unique entry of the reducible loop. For any vertex v, let HLC(v) denote the set of loop headers of the loops containing v. Given a set of vertices S, it turns out that $DF^+(S) = HLC(S) \cup DF^+_{fud}(S \cup HLC(S))$

56 4 Advanced Construction Algorithms for SSA — (D. Das, U. Ramakrishna, V. Sreedhar)

irreducible CFG forward iterated dominance frontier




Fig. 4.6 (a) An irreducible graph (b) The Loop Nesting Forest (c) The acyclic subgraph (d) Transformed graph.

where $HLC(S) = \bigcup_{v \in S} HLC(v)$, and where DF^+_{fivd} denote the DF^+ restricted to the forward CFG G_{fivd} .

Reverting back to Figure 4.5, we see that in order to find the DF⁺ for the nodes defining *x*, we need to evaluate $DF^+_{fivd}(\{4,5,7,12\} \cup HLC(\{4,5,7,12\}))$. As all these nodes are contained in a single loop with header 2, $HLC(\{4,5,7,12\}) = \{2\}$. Computing $DF^+_{fivd}(\{4,5,7,12\})$ gives us $\{6,8\}$, and finally, $DF^+(\{4,5,7,12\}) = \{2,6,8\}$.

DF⁺ on irreducible graphs

We will now briefly explain how graphs containing irreducible loops can be handled. The insight behind the implementation is to transform the irreducible loop in such a way that an acyclic graph is created from the loop without changing the dominance properties of the nodes.

The loop in the graph of Figure 4.6a, that is made up of nodes v and w, is irreducible as it has two entry nodes, v and w. We let the headers be those entry nodes. It can be transformed to the acyclic graph (c) by removing the back edges, i.e. the edges within the loop that point to the header nodes, in other words, edges $v \rightarrow w$ and $w \rightarrow v$. We create a dummy node, θ , to which we connect all predecessors of the headers (u and s), and that we connect to all the headers of the loop (v and w), creating graph (d).

Following this transformation, the graph is now acyclic, and computing the DF^+ for the nodes in the original irreducible graph translates to computing DF^+ using the transformed graph to get DF^+_{fwd} and using the loop forest of the original graph (b).

The crucial observation that allows this transformation to create an equivalent acyclic graph is the fact that the dominator tree of the transformed graph remains identical to the original graph containing an irreducible cycle.

4.5 Concluding remarks and further readings

4.5 Concluding remarks and further readings

Concluding remarks

Although all these algorithms claim to be better than the original algorithm by Cytron et al., they are difficult to compare due to the unavailability of these algorithms in a common compiler framework.

In particular, while constructing the whole DF⁺ set seems very costly in the classical construction algorithm, its cost is actually amortized as it will serve to insert ϕ -functions for many variables. It is, however, interesting not to pay this cost whenever we only have a few variables to consider, for instance when repairing SSA as in the next chapter.

Note also that people have observed in production compilers that, during SSA construction, what seems to be the most expensive part is the renaming of the variables and not the insertion of ϕ -functions.

Further readings

Cytron's approach for ϕ -function insertion involves a fully eager approach of constructing the entire DF-graph [94]. Sreedhar and Gao proposed the first algorithm for computing DF⁺ sets without the need for explicitly computing the full DF set [273], producing the linear algorithm that uses DJ-graphs.

The lazy algorithm presented in this chapter that uses DJ-graph was introduced by Sreedhar and Gao and constructs DF on-the-fly only when a query is encountered Pingali and Bilardi [33] suggested a middle-ground by combining both approaches. They proposed a new representation called ADT (Augmented Dominator Tree). The ADT representation can be thought as a DJ-graph, where the DF sets are pre-computed for certain nodes called "boundary nodes" using an eager approach. For the rest of the nodes, termed "interior nodes," the DF needs to be computed on-the-fly as in the Sreedhar-Gao algorithm. The nodes which act as "boundary nodes" are detected in a separate pass. A factor β is used to determine the partitioning of the nodes of a CFG into boundary or interior nodes by dividing the CFG into zones. β is a number that represents space/query-time tradeoff. $\beta \ll 1$ denotes a fully eager approach where storage requirement for DF is maximum but query time is faster while $\beta \gg 1$ denotes a fully lazy approach where storage requirement is zero but query is slower.

Given the ADT of a control-flow graph, it is straight forward to modify Sreedhar and Gao's algorithm for computing ϕ -functions in linear time. The only modification that is needed is to ensure that we need not visit all the nodes of a sub-tree rooted at a node *y* when *y* is a boundary node whose DF set is already known. This change is reflected in Line 8 of Algorithm 4.1, where a subtree rooted at *y* is visited or not visited based on whether it is a boundary node or not.

57

The algorithm computing DF⁺ without the explicit DF-graph is from Das & Ramakrishna [98]. For iterative DF⁺ set computation, they also exhibit TDMSC-II, an improvement to algorithm TDMSC-I. This improvement is fueled by the observation that for an inconsistent node u, the DF⁺ sets of all nodes w such that w dominates u and w.depth $\geq u$.depth, can be locally corrected for some special cases. This heuristic works very well for certain classes of problems—especially for CFGs with DF-graphs having cycles consisting of a few edges. This eliminates extra passes as an inconsistent node is made consistent immediately on being detected.

Finally, the part on computing DF⁺ sets using loop nesting forests is based on Ramalingam's work on loops, dominators, and dominance frontiers [245].

^{58 4} Advanced Construction Algorithms for SSA — (D. Das, U. Ramakrishna, V. Sreedhar)

CHAPTER 5

SSA Reconstruction

S. Hack

Some optimizations break the single-assignment property of the SSA form by inserting additional definitions for a single SSA value. A common example is live-range splitting by inserting copy operations or inserting spill and reload code during register allocation. Other optimizations, such as loop unrolling or jump threading, might duplicate code, thus adding additional variable definitions, *and* modify the control flow of the program. We will first mention two examples before we present algorithms to properly repair SSA.

The first example is depicted in Figure 5.1. Our spilling pass decided to spill a part of the live range of variable x_0 in the right block in (a), resulting in the code shown in (b), where it inserted a store and a load instruction. This is indicated by assigning to the memory location *X*. The load is now a second definition of x_0 , violating the SSA form that has to be reconstructed as shown in (c). This example shows that maintaining SSA also involves placing new ϕ -functions.




Fig. 5.1 Adding a second definition as a side-effect of spilling.

5 SSA Reconstruction — (S. Hack)

path duplication jump threading

Many optimizations perform such program modifications, and maintaining SSA is often one of the more complicated and error-prone parts in such optimizations, owing to the insertion of additional ϕ -functions and the correct redirection of the uses of the variable.

Another example for such a transformation is *path duplication* which is discussed in Chapter 20. Several popular compilers such as GCC and LLVM perform one or another variant of path duplication, for example when *threading jumps*.**

5.1 General considerations

In this chapter, we will discuss two algorithms. The first is an adoption of the classical dominance-frontier based algorithm. The second performs a search from the uses of the variables to the definition and places ϕ -functions on demand at appropriate places. In contrast to the first, the second algorithm might not construct minimal SSA form in general; However, it does not need to update its internal data structures when the CFG is modified.

We consider the following scenario: The program is represented as a controlflow graph (CFG) and is in SSA form with dominance property. For the sake of simplicity, we assume that each instruction in the program only writes to a single variable. An optimization or transformation violates SSA by inserting additional definitions for an existing SSA variable, like in the examples above. The original variable and the additional definitions can be seen as a single non-SSA variable that has multiple definitions and uses. Let in the following v be such a non-SSA variable.

When reconstructing SSA for v, we will first create fresh variables for every definition of v to establish the single-assignment property. What remains is associating every use of v with a suitable definition. In the algorithms, v.defs denotes the set of all instructions that define v. A use of a variable is a pair consisting of a program point (an instruction) and an integer denoting the index of the operand at this instruction.

Both algorithms presented in this chapter share the same driver routine described in Algorithm 5.1. First, we scan all definitions of v so that for every basic block b we have the list b.defs that contains all instructions in the block which define one of the variables in v.defs. It is best to sort this according to the schedule of the instructions in the block from back to front, making, the latest definition the first in the list.


Then, all uses of the variable v are traversed to associate them with the proper definition. This can be done by using precomputed use-def chains if available or scanning all instructions in the dominance subtree of v's original SSA definition. For each use, we have to differentiate whether the use is in a ϕ -function or not. If so, the use occurs at the end of the predecessor block that corresponds to the position of the variable in the ϕ 's argument list. In that case, we start looking

5.1 General considerations

for the reaching definition from the end of that block. Otherwise, we scan the instructions of the block backwards until we reach the first definition that is before the use (Line 14). If there is no such definition, we have to find one that reaches this block from *outside*.

We use two functions, FindDefFromTop and FindDefFromBottom that search the reaching definition respectively from the beginning or the end of a block. FindDefFromBottom actually just returns the last definition in the block, or call FindDefFromTop if there is none.

The two presented approaches to SSA repairing differ in the implementation of the function FindDefFromTop. The differences are described in the next two sections.



Procedure FindDefFromBottom(<i>v</i> , <i>b</i>)

1 **if** *b*.defs $\neq \emptyset$ **then**


- 2 **return** latest instruction in *b*.defs
- з else
- 4 **return** FindDefFromTop(v, b)

5.2 Reconstruction based on the dominance frontier

62

This algorithm follows the same principles as the classical SSA construction algorithm by Cytron at al. as described in Chapter 3. We first compute the iterated dominance frontier (DF⁺) of v. This set is a sound approximation of the set where ϕ -functions must be placed—it might contain blocks where a ϕ -function would be dead. Then, we search for each use u the corresponding reaching definition. This search starts at the block of u. If that block b is in the DF⁺ of v, a ϕ -function needs to be placed at its entrance. This ϕ -function becomes a new definition of v and has to be inserted in v.defs and in b.defs. The operands of the newly created ϕ -function will query their reaching definitions by recursive calls to FindDefFromBottom on predecessors of b. Because we inserted the ϕ -function into b.defs *before* searching for the arguments, no infinite recursion can occur (otherwise, it could happen for instance with a loop back edge).

If the block is not in the DF⁺, the search continues in the immediate dominator of the block. This is because in SSA, every use of a variable must be dominated by its definition.¹ Therefore, the reaching definition is the same for all predecessors of the block, and hence for the immediate dominator of this block.



5.3 Search-based reconstruction

The second algorithm presented here is adapted from an algorithm designed to construct SSA from the abstract syntax tree, but it also works well on control-flow

 $^{^1}$ The definition of an operand of a ϕ -function has to dominate the corresponding predecessor block.

5.3 Search-based reconstruction

graphs. Its major advantage over the algorithm presented in the last section is that it does neither require dominance information nor dominance frontiers. Thus it is well suited to be used in transformations that change the control-flow graph. Its disadvantage is that potentially more blocks have to be visited during the reconstruction. The principle idea is to start a search from every use to find the corresponding definition, inserting ϕ -functions on the fly while caching the SSA variable alive at the beginning of basic blocks. As in the last section, we only consider the reconstruction for a single variable called v in the following. If multiple variables have to be reconstructed, the algorithm can be applied to each variable separately.

Search on an acyclic CFG.

The algorithm performs a backward depth-first search in the CFG to collect the reaching definitions of v in question at each block, recording the SSA variable that is alive at the beginning of a block in the "beg" field of this block. If the CFG is an acyclic graph (DAG), all predecessors of a block can be visited before the block itself is processed, as we are using a post-order traversal following edges backward. Hence, we know all the definitions that reach a block b: if there is more than one definition, we need to place a ϕ -function in b, otherwise it is not necessary.

Search on a general CFG

If the CFG has loops, there are blocks for which not all reaching definitions can be computed before we can decide whether a ϕ -function has to be placed or not. In a loop, recursively computing the reaching definitions for a block *b* will end up at *b* itself. To avoid infinite recursion when we enter a block during the traversal, we first create a ϕ -function without arguments, "pending_ ϕ ." This creates a new definition v_{ϕ} for *v* which is the variable alive at the beginning of this block.

When we return to *b* after traversing the rest of the CFG, we decide whether a ϕ -function has to be placed in *b* by looking at the reaching definition for every predecessor. These reaching definitions can be either v_{ϕ} itself (loop in the CFG without a definition of *v*), or some other definitions of *v*. If there is only one such other definition, say *w*, then pending_ ϕ is not necessary and we can remove it, propagating *w* downward instead of v_{ϕ} . Note that in this case it will be necessary to "rewrite" all uses that referred to pending_ ϕ to *w*. Otherwise, we keep pending_ ϕ and fill its missing operands with the reaching definitions. In this version of function FindDefFromTop, this check is done by the function Phi-Necessary.

63

insertion of ϕ -function, pessimistic

Procedure FindDefFromTop(*b*) ▷ Search-based SSA Reconstruction **Input:** *b*, a basic block 1 **if** *b*.top $\neq \perp$ **then** return b.top 2 3 pending_ $\phi \leftarrow \text{new } \phi$ -function in *b* 4 $v_{\phi} \leftarrow \text{result of pending}_{\phi}$ 5 $b.top \leftarrow v_{\phi}$ 6 reaching_defs \leftarrow [] 7 foreach $p \in b$.preds do reaching_defs \leftarrow reaching_defs \cup FindDefFromBottom(v, p) 8 9 $v_{\text{def}} \leftarrow \text{Phi-Necessary}(v_{\phi}, \text{reaching_defs})$ 10 if $v_{def} = v_{\phi}$ then set arguments of pending_ ϕ to reaching_defs 11 12 else rewire all uses of pending_ ϕ to v_{def} 13 remove pending_ ϕ 14 $b.top \leftarrow v_{def}$ 15 16 return v_{def}

Procedure Phi-Necessary(v_{ϕ} , reaching_defs)

```
\triangleright Checks if the set reaching_defs makes pending_\phi necessary. This is the case if it is a
     subset of \{v_{\phi}, other\}
   Input: v_{\phi}, the variable defined by pending_\phi
   Input: reaching_defs, list of variables
   Output: v_{\phi} if pending_\phi is necessary, the variable to use instead otherwise
1 other \leftarrow \bot
2 foreach v' \in \text{reaching\_defs} do
        if v' = v_{\phi} then continue
3
        if other = \perp then
4
5
            other \leftarrow v'
        else if v' \neq other then
6
            return v_{\phi}
7
  \triangleright this assertion is violated if reaching_defs contains only pending_\phi which never can
     happen
8 assert (other \neq \perp)
9 return other
```

Removing more unnecessary ϕ -functions

In programs with loops, it can be the case that the local optimization performed when function FindDefFromTop calls Phi-Necessary does not remove all unnecessary ϕ -functions. This can happen in loops where ϕ -functions can become unnecessary because other ϕ -functions are optimized away. Consider the example in Figure 5.2. We look for a definition of *x* from block *E*. If Algorithm Find-

5.3 Search-based reconstruction




Fig. 5.2 Removal of unnecessary ϕ -functions.

DefFromTop considers the blocks in a unfavorable order, e.g., E, D, C, B, A, D, C, some unnecessary ϕ -functions can not be removed by Phi-Necessary, as shown in Figure 5.2b. While the ϕ -function in block C can be eliminated by the local criterion applied by Phi-Necessary, the ϕ -function in block B remains. This is because the depth-first search carried out by FindDefFromTop will not visit block B a second time. To remove the remaining ϕ -functions, the local criterion can be iteratively applied to all placed ϕ -functions until a fixpoint is reached. For reducible control flow, this then produces the minimal number of placed ϕ -functions. The classical (*)-graph in Figure 5.3 illustrates that this does not hold for the irreducible case. This is similar to the rules discussed in Section 3.3.1^{*}.




Fig. 5.3 The irreducible (*)-Graph.

insertion of ϕ -function, pessimistic

pruned SSA form reducible CFG **5**. minimal, making SSA

5.4 Further readings

The algorithms presented in this chapter are independent of the transformation that violated SSA and can be used as a black box: For every variable for which SSA was violated, a routine is called that restores SSA. Both algorithms rely on computed def-use chains because they traverse all uses from a SSA variable to find suitable definitions; However, they differ in their prerequisites and their runtime behavior:

The first algorithm (Choi et al. [70]) is based on the iterated dominance frontiers like the classical SSA construction algorithm by Cytron et al. [94]. Hence, it is less suited for optimizations that also change the flow of control since that would require recomputing the iterated dominance frontiers. On the other hand, by using the iterated dominance frontiers, the algorithm can find the reaching definitions quickly by scanning the dominance tree upwards. Furthermore, one could also envision applying incremental algorithms to construct the dominance tree [246, 274] and the dominance frontier [275] to account for changes in the control flow. This has not yet been done and no practical experiences have been reported so far.

The second algorithm is based on the algorithm by Braun et al. [50] which is an extension of the construction algorithm that Click describes in his thesis [79] to construct SSA from an abstract syntax tree. It does not depend on additional analysis information such as iterated dominance frontiers or the dominance tree. Thus, it is well suited for transformations that change the CFG because no information needs to be recomputed. On the other hand, it might be slower to find the reaching definitions because they are searched by a depth-first search in the CFG.

Both approaches construct *pruned* SSA, i.e., they do not add dead ϕ -functions. The first approach produces minimal SSA by the very same arguments Cytron et al. [94] give. The second only guarantees minimal SSA for reducible CFGs. This follows from the iterative application of the function Phi-Necessary which implements the two simplification rules presented by Aycock and Horspool [18], who showed that their iterative application yields minimal SSA on reducible graphs. These two local rules can be extended to a non-local one which has to find strongly connected ϕ -components that all refer to the same exterior variable. Such a non-local check also eliminates unnecessary ϕ -functions in the irreducible case [50].

CHAPTER 6

Functional Representations of SSAL. Beringer

This chapter discusses alternative representations of SSA using the terminology and structuring mechanisms of functional programming languages. The reading of SSA as a discipline of functional programming arises from a correspondence between dominance and syntactic scope that subsequently extends to numerous aspects of control and data-flow structure.

The development of functional representations of SSA is motivated by the following considerations:

- 1. Relating the core ideas of SSA to concepts from other areas of compiler and programming language research provides conceptual insight into the SSA discipline and thus contributes to a better understanding of the practical appeal of SSA to compiler writers;
- 2. Reformulating SSA as a functional program makes explicit some of the syntactic conditions and semantic invariants that are implicit in the definition and use of SSA. Indeed, the introduction of SSA itself was motivated by a similar goal: to represent aspects of program structure—namely the def-use relationships—explicitly in syntax, by enforcing a particular naming discipline. In a similar way, functional representations directly enforce invariants such as "all ϕ -functions in a block must be of the same arity," "the variables assigned to by these ϕ -functions must be distinct," " ϕ -functions are only allowed to occur at the beginning of a basic block," or "each use of a variable should be dominated by its (unique) definition." Constraints such as these would typically have to be validated or (re-)established after each optimization phase of an SSA-based compiler, but are typically enforced *by construction* if a functional representation is chosen. Consequently, less code is required, improving the robustness, maintainability, and code readability of the compiler;
- 3. The intuitive meaning of "unimplementable" ϕ -instructions is complemented by a concrete execution model, facilitating the rapid implementation of

formal parameters let-binding

interpreters. This enables the compiler developers to experimentally validate SSA-based analyses and transformations at their genuine language level, without requiring SSA destruction. Indeed, functional intermediate code can often be directly emitted as a program in a high-level mainstream functional language, giving the compiler writer access to existing interpreters and compilation frameworks. Thus, rapid prototyping is supported and high-level evaluation of design decisions is enabled;

- 4. Formal frameworks of program analysis that exist for functional languages become applicable. Type systems provide a particularly attractive formalism due to their declarativeness and compositional nature. As type systems for functional languages typically support higher-order functions, they can be expected to generalize more easily to interprocedural analyses than other static analysis formalisms;
- 5. We obtain a formal basis for comparing variants of SSA—such as the variants discussed elsewhere in this book—, for translating between these variants, and for constructing and destructing SSA. Correctness criteria for program analyses and associated transformations can be stated in a uniform manner, and can be proved to be satisfied using well-established reasoning principles.

Rather than discussing all these considerations in detail, the purpose of the present chapter is to informally highlight particular aspects of the correspondence and then point the reader to some more advanced material. Our exposition is example-driven but leads to the identification of concrete correspondence pairs between the imperative/SSA world and the functional world.

Like the remainder of the book, our discussion is restricted to code occurring in a single procedure.

6.1 Low-level functional program representations

Functional languages represent code using declarations of the form

$$function f(x_0, \dots, x_n) = e \tag{6.1}$$

where the syntactic category of expression *e* conflates the notions of expressions and commands of imperative languages. Typically, *e* may contain further nested or (mutually) recursive function declarations. A declaration of the form (6.1) binds the formal parameters x_i and the function name *f* within *e*.

6.1.1 Variable assignment versus binding


A language construct provided by almost all functional languages is the *let*-*binding*:

6.1 Low-level functional program representations

let
$$x = e_1$$
 in e_2 end.

The effect of this expression is to evaluate e_1 and bind the resulting value to variable x for the duration of the evaluation of e_2 . The code affected by this binding, e_2 , is called the *static scope* of x and is easily syntactically identifiable. In the following, we occasionally indicate scopes by code-enclosing boxes, and list the variables that are in scope using subscripts.

For example, the scope associated with the top-most binding of v to 3 in code



spans both inner let-bindings, the scopes of which are themselves not nested inside one other as the inner binding of v occurs in the e_1 position of the letbinding for y.

In contrast to an assignment in an imperative language, a let-binding for variable *x* hides any previous value bound to *x* for the duration of evaluating e_2 but does not permanently overwrite it. Bindings are treated in a stack-like fashion, resulting in a tree-shaped nesting structure of boxes in our code excerpts. For example, in the above code, the inner binding of *v* to value $2 \times 3 = 6$ shadows the outer binding of *v* to value 3 precisely for the duration of the evaluation of the expression $4 \times v$. Once this evaluation has terminated (resulting in the binding of *y* to 3 becomes visible again, yielding the overall result of 72.

The concepts of binding and static scope ensure that functional programs enjoy the characteristic feature of SSA, namely the fact that each use of a variable is uniquely associated with a point of definition. Indeed, the point of definition for a use of x is given by the *nearest enclosing binding of* x. Occurrences of variables in an expression that are not enclosed by a binding are called *free*. A well-formed procedure declaration contains all free variables of its body amongst its formal parameters. Thus, the notion of scope makes explicit the invariant that each use of a variable should be dominated by its (unique) definition.

In contrast to SSA, functional languages achieve the association of definitions to uses without imposing the global uniqueness of variables, as witnessed by the duplicate binding occurrences for v in the above code. As a consequence of this decoupling, functional languages enjoy a strong notion of *referential transparency*^{*}: the choice of x as the variable holding the result of e_1 depends only on the free variables of e_2 . For example, we may rename the inner v in code (6.2) to z without altering the meaning of the code:

69

scope!static variable!free free|seevariable referential transparency 6 Functional Representations of SSA — (L. Beringer)

(6.3)

alpha-renaming@arenaming compositional equational reasoning continuation passing style CPS]seecontinuation let v = 3 in

let
$$y = (\text{let } z = 2 \times v \text{ in } 4 \times z_{v,z} \text{ end})$$

in $y \times v_{v,y}$ end
end

Note that this conversion formally makes the outer v visible for the expression $4 \times z$, as indicated by the index v, z decorating its surrounding box.

In order to avoid altering the meaning of the program, the choice of the newly introduced variable has to be such that confusion with other variables is avoided. Formally, this means that a renaming

let $x = e_1$ in e_2 end to let $y = e_1$ in $e_2[y \leftrightarrow x]$ end

can only be carried out if *y* is not a *free* variable of e_2 . Moreover, in case that e_2 already contains some preexisting bindings to *y*, the *substitution* of *x* by *y* in e_2 (denoted by $e_2[y \leftrightarrow x]$ above) first renames these preexisting bindings in a suitable manner. Also note that the renaming only affects e_2 —any occurrences of *x* or *y* in e_1 refer to conceptually *different* but identically named variables, but the static scoping discipline ensures these will never be confused with the variables involved in the renaming. In general, the semantics-preserving renaming of bound variables is called α -renaming. Typically, program analyses for functional languages are compatible with α -renaming in that they behave equivalently for fragments that differ only in their choice of bound variables, and program transformations α -rename bound variables whenever necessary.

A consequence of referential transparency, and thus a property typically enjoyed by functional languages, is *compositional equational reasoning*^{*}: the meaning of a piece of code *e* is only dependent of its free variables, and can be calculated from the meaning of its subexpressions. For example, the meaning of a phrase let $x = e_1$ in e_2 end only depends on the free variables of e_1 and on the free variables of e_2 other than *x*. Hence, languages with referential transparency allow one to replace a subexpression by some semantically equivalent phrase without altering the meaning of the surrounding code. Since semantic preservation is a core requirement of program transformations, the suitability of SSA for formulating and implementing such transformations can be explained by the proximity of SSA to functional languages.

6.1.2 Control flow: continuations

The correspondence between let-bindings and points of variable definition in assignments extends to other aspects of program structure, in particular to code in *continuation-passing-style* (CPS), a program representation routinely used in compilers for functional languages [11].

Satisfying a roughly similar purpose as return addresses or function pointers in imperative languages, a continuation specifies how the execution should proceed

once the evaluation of the current code fragment has terminated. Syntactically, continuations are expressions that may occur in functional position (i.e., are typically applied to argument expressions), as is the case for the variable k in the following modification from code (6.2):

let
$$v = 3$$
 in
let $y = (\text{let } v = 2 \times v \text{ in } 4 \times v \text{ end})$
in $k(y \times v)$ end
end
(6.4)

In effect, *k* represents any function that may be applied to the result of expression (6.2).

Surrounding code may specify the concrete continuation by binding *k* to a suitable expression. It is common practice to write these continuation-defining expressions in λ -notation, i.e., in the form $\lambda x.e$ where *x* typically occurs free in *e*. The effect of the expression is to act as the (unnamed) function that sends *x* to e(x), i.e., formal parameter *x* represents the place-holder for the argument to which the continuation is applied. Note that *x* is α -renameable, as λ acts as a binder. For example, a client of the above code fragment wishing to multiply the result by 2 may insert code (6.4) in the e_2 position of a let-binding for *k* that contains $\lambda x.2 \times x$ in its e_1 -position, as in the following code:

let
$$k = \lambda x.2 \times x$$

in let $v = 3$ in
let $y = (\text{let } z = 2 \times v \text{ in } 4 \times z \text{ end})$
in $k(y \times v)$ end
end
end
(6.5)

When the continuation k is applied to the argument $y \times v$, the (dynamic) value $y \times v$ (i.e., 72) is substituted for x in the expression $2 \times x$, just like in an ordinary function application.

Alternatively, the client may wrap fragment (6.4) in a function definition with formal argument k and construct the continuation in the calling code, where he would be free to choose a different name for the continuation-representing variable:

```
function f(k) =

let v = 3 in

let y = (\text{let } z = 2 \times v \text{ in } 4 \times z \text{ end})

in k(y \times v) end

end

in let k = \lambda x.2 \times x in f(k) end

end.

(6.6)
```

This makes CPS form a discipline of programming using higher-order functions, as continuations are constructed "on-the-fly" and communicated as arguments of other function calls. Typically, the caller of f is itself parametric in *its* continuation, as in

function
$$g(k) =$$

let $k' = \lambda x. k(x+7)$ in $f(k')$ end. (6.7)

71

lambda-notation@λnotation where f is invoked with a newly constructed continuation k' that applies the addition of 7 to its formal argument x (which at runtime will hold the result of f) before passing the resulting value on as an argument to the outer continuation k. In a similar way, the function

function
$$h(y, k) =$$

let $x = 4$ in
let $k' = \lambda z$. $k(z \times x)$
in if $y > 0$
then let $z = y \times 2$ in $k'(z)$ end
else let $z = 3$ in $k'(z)$ end
end
end

constructs from k a continuation k' that is invoked (with different arguments) in each branch of the conditional. In effect, the sharing of k' amounts to the definition of a control-flow merge point, as indicated by the CFG corresponding to h in Figure 6.1a. Contrary to the functional representation, the top-level continuation parameter k is not explicitly visible in the CFG—it roughly corresponds to the frame slot that holds the return address in an imperative procedure call.




Fig. 6.1 Control-flow graph for code (6.8) (a), and SSA representation (b).

The SSA form of this CFG is shown in Figure 6.1b. If we apply similar renamings of z to z_1 and z_2 in the two branches of (6.8), we obtain the following fragment:

6.1 Low-level functional program representations

```
function h(y, k) =

let x = 4 in

let k' = \lambda z. k(z \times x)

in if y > 0

then let z_1 = y \times 2 in k'(z_1) end

else let z_2 = 3 in k'(z_2) end

end

end
```

We observe that the role of the formal parameter z of continuation k' is exactly that of a ϕ -function: to unify the arguments stemming from various calls sites by binding them to a common name for the duration of the ensuing code fragment in this case just the return expression. As expected from the above understanding of scope and dominance, the scopes of the bindings for z_1 and z_2 coincide with the dominance regions of the identically named imperative variables: both terminate at the point of function invocation / jump to the control-flow merge point.

The fact that transforming (6.8) into (6.9) only involves the referentially transparent process of α -renaming indicates that program (6.8) already contains the essential structural properties that SSA distills from an imperative program.

Programs in CPS equip *all* functions declarations with continuation arguments. By interspersing ordinary code with continuation-forming expressions as shown above, they model the flow of control exclusively by communicating, constructing, and invoking continuations.

6.1.3 Control flow: direct style

An alternative to the explicit passing of continuation terms via additional function arguments is the *direct style*, in which we represent code as a set of locally named tail-recursive functions, for which the last operation is a call to a function, eliminating the need to save the return address.


In direct style, no continuation terms are constructed dynamically and then passed as function arguments, and we hence exclusively employ λ -free function definitions in our representation. For example, code (6.8) may be represented as

73

(6.9)

direct style tail-recursive





where the local function h' plays a similar role as the continuation k' and is jointly called from both branches. In contrast to the CPS representation, however, the body of h' returns its result directly rather than by passing it on as an argument to some continuation. Also note that neither the declaration of h nor that of h' contain additional continuation parameters. Thus, rather than handing its result directly over to some caller-specified receiver (as communicated by the continuation argument k), h simply returns control back to the caller, who is then responsible for any further execution. Roughly speaking, the effect is similar to the imperative compilation discipline of always setting the return address of a procedure call to the instruction pointer immediately following the call instruction.

A stricter format is obtained if the granularity of local functions is required to be that of basic blocks:

```
function h(y) =

let x = 4 in

function h'(z) = z \times x

in if y > 0

then function h_1() = let z = y \times 2 in h'(z) end

in h_1() end

else function h_2() = let z = 3 in h'(z) end

in h_2() end

end

end

end
```

Now, function invocations correspond precisely to jumps, reflecting more directly the CFG from Figure 6.1.

The choice between CPS and direct style is orthogonal to the granularity level of functions: both CPS and direct style are compatible with the strict notion of basic blocks but also with more relaxed formats such as extended basic blocks. In the extreme case, *all* control-flow points are explicitly named, i.e., one local function or continuation is introduced per instruction. The exploration of the resulting design space is ongoing, and has so far not yet led to a clear consensus in the literature. In our discussion below, we employ the arguably easier-to-read direct style, but the gist of the discussion applies equally well to CPS.

6.1 Low-level functional program representations

Independent of the granularity level of local functions, the process of moving from the CFG to the SSA form is again captured by suitably α -renaming the bindings of *z* in *h*₁ and *h*₂:

function
$$h(y) =$$

let $x = 4$ in
function $h'(z) = z \times x$
in if $y > 0$
then function $h_1() =$ let $z_1 = y \times 2$ in $h'(z_1)$ end
in $h_1()$ end
else function $h_2() =$ let $z_2 = 3$ in $h'(z_2)$ end
in $h_2()$ end
end
end


Again, the role of the formal parameter *z* of the control-flow merge point function h' is identical to that of a ϕ -function. In accordance with the fact that the basic blocks representing the arms of the conditional do not contain ϕ -functions, the local functions h_1 and h_2 have empty parameter lists—the free occurrence of *y* in the body of h_1 is bound at the top level by the formal argument of *h*.

6.1.4 Let-normal form

For both direct style and CPS the correspondence to SSA is most pronounced for code in *let-normal form*^{*}: each intermediate result must be explicitly named by a variable, and function arguments must be names or constants. Syntactically, let-normal form isolates basic instructions in a separate category of primitive terms a and then requires let-bindings to be of the form let x = a in e end. In particular, neither jumps (conditional or unconditional) nor let-bindings are primitive. Let-normalized form is obtained by repeatedly rewriting code as follows:



subject to the side condition that *y* is not free in e''. For example, let-normalizing code (6.3) pulls the let-binding for *z* to the outside of the binding for *y*, yielding



let-normal form

Programs in let-normal form thus do not contain let-bindings in the e_1 position of outer let-expressions. The stack discipline in which let-bindings are managed is simplified as scopes are nested inside each other. While still enjoying referential transparency, let-normal code is in closer correspondence to imperative code than non-normalized code as the chain of nested let-bindings directly reflects the sequence of statements in a basic block, interspersed occasionally by the definition of continuations or local functions. Exploiting this correspondence, we apply a simplified notation in the rest of this chapter where the scope-identifying boxes (including their indices) are omitted and chains of let-normal bindings are abbreviated by single comma-separated (and ordered) let-blocks. Using this convention, code (6.13) becomes

let
$$v = 3$$
,
 $z = 2 \times v$,
 $y = 4 \times z$
in $y \times v$ end
(6.14)

Summarizing our discussion up to this point, Table 6.1 collects some correspondences between functional and imperative/SSA concepts.

Functional concept · · · · Imperative/SSA concept
variable binding in let \cdots assignment (point of definition)
α -renaming \cdots variable renaming
unique association of binding occurrences to uses \cdots unique association of defs to uses
formal parameter of continuation/local function $\cdot \cdot \cdot \phi$ -function (point of definition)
lexical scope of bound variable · · · · dominance region

 Table 6.1
 Correspondence pairs between functional form and SSA (part I).

6.2 Functional construction and destruction of SSA

The relationship between SSA and functional languages is extended by the correspondences shown in Table 6.2. We discuss some of these aspects by considering the translation into SSA, using the program in Figure 6.2 as a running example.

6.2.1 Initial construction using liveness analysis

A simple way to represent this program in let-normalized direct style is to introduce one function f_i for each basic block b_i . The body of each f_i arises by introducing one let-binding for each assignment and converting jumps into

6.2 Functional construction and destruction of SSA

Functional concept · · · · Imperative/SSA concept
subterm relationship · · · · control-flow successor relationship
arity of function $f_i \cdot \cdot \cdot \cdot$ number of ϕ -functions at beginning of b_i
distinctness of formal param. of $f_i \cdot \cdot \cdot \cdot$ distinctness of LHS-variables in the ϕ -block of b_i
number of call sites of function $f_i \cdot \cdot \cdot \cdot$ arity of ϕ -functions in block b_i
parameter lifting/dropping $\cdot \cdot \cdot$ addition/removal of ϕ -function
block floating/sinking $\cdot \cdot \cdot$ reordering according to dominator tree structure
potential nesting structure · · · · dominator tree






Fig. 6.2 Functional construction of SSA: running example.

function calls. In order to determine the formal parameters of these functions we perform a liveness analysis. For each basic block b_i , we choose an arbitrary enumeration of its live-in variables. We then use this enumeration as the list of formal parameters in the declaration of the function f_i , and also as the list of actual arguments in calls to f_i . We collect all function definitions in a block of mutually tail-recursive functions at the top level:

function
$$f_1() = \text{let } v = 1, z = 8, y = 4$$

in $f_2(v, z, y)$ end
and $f_2(v, z, y) = \text{let } x = 5 + y, y = x \times z, x = x - 1$
in if $x = 0$ then $f_3(y, v)$ else $f_2(v, z, y)$ end
and $f_3(y, v) = \text{let } w = y + v$ in w end
in $f_1()$ end
(6.15)

The resulting program has the following properties:

- All function declarations are *closed*: the free variables of their bodies are contained in their formal parameter lists¹;
- Variable names are not unique, but the unique association of definitions to uses is satisfied;
- Each subterm e_2 of a let-binding let $x = e_1$ in e_2 end corresponds to the controlflow successor of the assignment to x.

If desired, we may α -rename to make names globally unique. As the function declarations in code (6.15) are closed, all variable renamings are independent from each other. The resulting code (6.16) corresponds precisely to the SSA-program shown in Figure 6.3 (see also Table 6.2): each formal parameter of

¹ Apart from the function identifiers f_i , which can always be chosen distinct from the variables.

lambda-dropping@λdropping dropping!λ a function f_i is the target of one ϕ -function for the corresponding block b_i . The arguments of these ϕ -functions are the arguments in the corresponding positions in the calls to f_i . As the number of arguments in each call to f_i coincides with the number of formal parameters of f_i , the ϕ -functions in b_i are all of the same arity, namely the number of call sites to f_i . In order to coordinate the relative positioning of the arguments of the ϕ -functions, we choose an arbitrary enumeration of these call sites.

function
$$f_1() = \text{let } v_1 = 1, z_1 = 8, y_1 = 4$$

in $f_2(v_1, z_1, y_1)$ end
and $f_2(v_2, z_2, y_2) = \text{let } x_1 = 5 + y_2, y_3 = x_1 \times z_2, x_2 = x_1 - 1$
in if $x_2 = 0$ then $f_3(y_3, v_2)$ else $f_2(v_2, z_2, y_3)$ end
and $f_3(y_4, v_3) = \text{let } w_1 = y_4 + v_3$ in w_1 end
in $f_1()$ end
(6.16)




Fig. 6.3 Pruned (non-minimal) SSA form.

Under this perspective, the above construction of parameter lists amounts to equipping each b_i with ϕ -functions for all its live-in variables, with subsequent renaming of the variables. Thus, the above method corresponds to the construction of *pruned* (but not minimal) SSA—see Chapter 2.

While resulting in a legal SSA program, the construction clearly introduces more ϕ -functions than necessary. Each superfluous ϕ -function corresponds to the situation where all call sites to some function f_i pass identical arguments. The technique for eliminating such arguments is called λ -*dropping*, and is the inverse of the more widely known transformation λ -*lifting*.

6.2.2 λ -dropping

 λ -dropping may be performed before or after variable names are made distinct, but for our purpose, the former option is more instructive. The transformation consists of two phases, *block sinking* and *parameter dropping*.

6.2 Functional construction and destruction of SSA

6.2.2.1 Block sinking

Block sinking analyzes the static call structure to identify which function definitions may be moved inside each other. For example, whenever our set of function declarations contains definitions $f(x_1, ..., x_n) = e_f$ and $g(y_1, ..., y_m) = e_g$ where $f \neq g$ and such that all calls to f occur in e_f or e_g , we can move the declaration for f into that of g—note the similarity to the notion of dominance. If applied aggressively, block sinking indeed amounts to making the entire dominance tree structure explicit in the program representation. In particular, algorithms for computing the dominator tree from a CFG discussed elsewhere in this book can be applied to identify block sinking opportunities, where the CFG is given by the call graph of functions.

In our example (6.15), f_3 is only invoked from within f_2 , and f_2 is only called in the bodies of f_2 and f_1 (see the dominator tree in Figure 6.3 (right)). We may thus move the definition of f_3 into that of f_2 , and the latter one into f_1 .

Several options exist as to where f should be placed in its host function. The first option is to place f at the beginning of g, by rewriting to

function
$$g(y_1,...,y_m) =$$
 function $f(x_1,...,x_n) = e_f$
in e_g end.

This transformation does not alter the meaning of the code, as the declaration of *f* is closed: moving *f* into the scope of the formal parameters y_1, \ldots, y_m (and also into the scope of *g* itself) does not alter the bindings to which variable uses inside e_f refer.

Applying this transformation to example (6.15) yields the following code:

function
$$f_1() =$$

function $f_2(v, z, y) =$
function $f_3(y, v) = \text{let } w = y + v \text{ in } w \text{ end}$
in let $x = 5 + y, y = x \times z, x = x - 1$
in if $x = 0$ then $f_3(y, v)$ else $f_2(v, z, y)$ end (6.17)
end
in let $v = 1, z = 8, y = 4$ in $f_2(v, z, y)$ end
end
in $f_1()$ end

An alternative strategy is to insert f near the end of its host function g, in the vicinity of the calls to f. This brings the declaration of f additionally into the scope of all let-bindings in e_g . Again, referential transparency and preservation of semantics are respected as the declaration on f is closed. In our case, the alternative strategy yields the following code:

6 Functional Representations of SSA - (L. Beringer)

dropping!parameter parameter dropping

```
function f_1() =

let v = 1, z = 8, y = 4

in function f_2(v, z, y) =

let x = 5 + y, y = x \times z, x = x - 1

in if x = 0

then function f_3(y, v) = let w = y + v in w end

in f_3(y, v) end

else f_2(v, z, y)

end

in f_2(v, z, y) end

end

in f_1() end

(6.18)
```

In general, one would insert f directly prior to its call if g contains only a single call site for f. In case that g contains multiple call sites for f, these are (due to their tail-recursive positioning) in different arms of a conditional, and we would insert f directly prior to this conditional.

Both outlined placement strategies result in code whose nesting structure reflects the dominance relationship of the imperative code. In our example, code (6.17) and (6.18) both nest f_3 inside f_2 inside f_1 , in accordance with the dominator tree of the imperative program show on Figure 6.3.

6.2.2.2 Parameter dropping

The second phase of λ -dropping, *parameter dropping*, removes superfluous parameters based on the syntactic scope structure. Removing a parameter x from the declaration of some function f has the effect that any use of x inside the body of f will not be bound by the declaration of f any longer, but by the (innermost) binding for x that *contains* the declaration of f. In order to ensure that removing the parameter does not alter the meaning of the program, we thus have to ensure that this f-containing binding for x also contains any call to f, since the binding applicable at the call site determines the value that is passed as the actual argument (before x is deleted from the parameter list).

For example, the two parameters of f_3 in (6.18) can be removed without altering the meaning of the code, as we can statically predict the values they will be instantiated with: parameter y will be instantiated with the result of $x \times z$ (which is bound to y in the first line in the body of f_2), and v will always be bound to the value passed via the parameter v of f_2 . In particular, the bindings for y and v at the *declaration* site of f_3 are identical to those applicable at the *call* to f_3 .

In general, we may drop a parameter x from the declaration of a possibly recursive function f if the following two conditions are met:

- 1. The tightest scope for *x* enclosing the declaration of *f* coincides with the tightest scope for *x* surrounding each call site to *f* outside of its declaration;
- 2. The tightest scope for *x* enclosing any recursive call to *f* (i.e., a call to *f* in the body of *f*) is the one associated with the formal parameter *x* in the declaration of *f*.

The rationale for these clauses is that removing x from f's parameter list means that any free occurrence of x in f's body is now bound outside of f's declaration. Therefore, for each call to f to be correct, one needs to ensure that this outside binding coincides with the one containing the call.

Similarly, we may simultaneously drop a parameter x occurring in *all* declarations of a block of mutually recursive functions f_1, \ldots, f_n , if the scope for x at the point of declaration of the block coincides with the tightest scope in force at any call site to some f_i outside the block, and if in each call to some f_i inside some f_j , the tightest scope for x is the one associated with the formal parameter x of f_j . In both cases, dropping a parameter means to remove it from the list of formal parameter lists of the function declarations concerned, and also from the argument lists of the corresponding function calls.

In code (6.18), these conditions sanction the removal of both parameters from the nonrecursive function f_3 . The scope applicable for v at the site of declaration of f_3 and also at its call site is the one rooted at the formal parameter v of f_2 . In case of y, the common scope is the one rooted at the let-binding for y in the body of f_2 . We thus obtain the following code:

function
$$f_1() =$$

let $v = 1, z = 8, y = 4$
in function $f_2(v, z, y) =$
let $x = 5 + y, y = x \times z, x = x - 1$
in if $x = 0$
then function $f_3() =$ let $w = y + v$ in w end
in $f_3()$ end
else $f_2(v, z, y)$
end
in $f_2(v, z, y)$ end
end
in $f_1()$ end
(6.19)

Considering the recursive function f_2 next we observe that the recursive call is in the scope of the let-binding for y in the body of f_2 , preventing us from removing y. In contrast, neither v nor z have binding occurrences in the body of f_2 . The scopes applicable at the external call site to f_2 coincide with those applicable at its site of declaration and are given by the scopes rooted in the let-bindings for v and z. Thus, parameters v and z may be removed from f_2 :

```
function f_1() =

let v = 1, z = 8, y = 4

in function f_2(y) =

let x = 5 + y, y = x \times z, x = x - 1

in if x = 0

then function f_3() = let w = y + v in w end

in f_3() end

else f_2(y)

end

in f_2(y) end

end

in f_1() end

(6.20)
```

Interpreting the uniquely-renamed variant of (6.20) back in SSA yields the desired code with a single ϕ -function, for variable *y* at the beginning of block *b*₂, see Figure 6.4. The reason that this ϕ -function can't be eliminated (the redefinition




Fig. 6.4 SSA code after λ -dropping.

of y in the loop) is precisely the reason why y survives parameter-dropping.

Given this understanding of parameter dropping we can also see why inserting functions near the end of their hosts during block sinking (as in code (6.18)) is in general preferable to inserting them at the beginning of their hosts (as in code (6.17)): the placement of function declarations in the vicinity of their calls potentially enables the dropping of more parameters, namely those that are let-bound in the body of the host function.

An immediate consequence of this strategy is that blocks with a single predecessor indeed do not contain ϕ -functions. Such a block b_f is necessarily dominated by its predecessor b_g , hence we can always nest f inside g. Inserting f in e_g directly prior to its call site implies that condition (1) is necessarily satisfied for all parameters x of f. Thus, all parameters of f can be dropped and no ϕ -function is generated.

6.2.3 Nesting, dominance, loop-closure

As we observed above, analyzing whether function definitions may be nested inside one another is tantamount to analyzing the imperative dominance structure: function f_i may be moved inside f_j exactly if all non-recursive calls to f_i come from within f_j , i.e., exactly if all paths from the initial program point to block b_i traverse b_j , i.e., exactly if b_j dominates b_i . This observation is merely the extension to function identifiers of our earlier remark that lexical scope coincides with the dominance region, and that points of definition/binding occurrences should dominate the uses. Indeed, functional languages do not distinguish between code and data when aspects of binding and use of variables are concerned, as witnessed by our use of the let-binding construct for binding code-representing expressions to the variables *k* in our syntax for CPS.

Thus, the dominator tree immediately suggests a function nesting scheme, where all children of a node are represented as a single block of mutually recursive function declarations.²

The choice as to where functions are placed corresponds to variants of SSA. For example, in loop-closed SSA form (see Chapters 14 and 10), SSA names that are defined in a loop must not be used outside the loop. To this end, special-purpose unary ϕ -nodes are inserted for these variables at the loop exit points. As the loop is unrolled, the arity of these trivial ϕ -nodes grows with the number of unrollings, and the program continuation is always supplied with the value the variable obtained in the final iteration of the loop. In our example, the only loop-defined variable used in f_3 is y—and we already observed in code (6.17) how we can prevent the dropping of y from the parameter list of f_3 : we insert f_3 at the *beginning* of f_2 , preceding the let-binding for y. Of course, we would still like to drop as many parameters from f_2 as possible, hence we apply the following placement policy during block sinking: functions that are targets of loop-exiting function calls and have live-in variables that are defined in the loop are placed at the beginning of the loop headers. Other functions are placed at the end of their hosts. Applying this policy to our original program (6.15) yields (6.21).

We may now drop v (but not y) from the parameter list of f_3 , and v and z from f_2 , to obtain code (6.22).

```
function f_1() =

let v = 1, z = 8, y = 4

in function f_2(y) =

function f_3(y) = let w = y + v in w end

in let x = 5 + y, y = x \times z, x = x - 1

in if x = 0 then f_3(y) else f_2(y) end

end

in f_2(y) end

end

in f_1() end

(6.22)
```

The SSA form corresponding to (6.22) contains the desired loop-closing ϕ -node for *y* at the beginning of *b*₃, as shown in Figure 6.5a. The nesting structure of

83

loop-closed|exampleidx

² Refinements of this representation will be sketched in Section 6.3.

6 Functional Representations of SSA — (L. Beringer)

unrolling|exampleidx




Fig. 6.5 Loop-closed (a) and loop-unrolled (b) forms of running example program, corresponding to codes (6.22) and (6.23), respectively.

both (6.21) and (6.22) coincides with the dominance structure of the original imperative code and its loop-closed SSA form.

We unroll the loop by duplicating the body of f_2 , without duplicating the declaration of f_3 :

Both calls to f_3 are in the scope of the declaration of f_3 and contain the appropriate loop-closing arguments. In the SSA reading of this code—shown in Figure 6.5b—the first instruction in b_3 has turned into a non-trivial ϕ -node. As expected, the parameters of this ϕ -node correspond to the two control-flow arcs leading into b_3 , one for each call site to f_3 in code (6.23). Moreover, the call and nesting structure of (6.23) is indeed in agreement with the control flow and dominance structure of the loop-unrolled SSA representation.

destruction!SSA SSA!destruction lost-copy problem swap problem

6.2.4 Destruction of SSA

The above example code excerpts where variables are not made distinct exhibit a further pattern: the argument list of any call coincides with the list of formal parameters of the invoked function. This discipline is not enjoyed by functional programs in general, and is often destroyed by optimizing program transformations. However, programs that do obey this discipline can be immediately converted to imperative non-SSA form. Thus, the task of SSA destruction^{*} amounts to amounts to converting a functional program with arbitrary argument lists into one where argument lists and formal parameter lists coincide for each function. This can be achieved by introducing additional let-bindings of the form let x = y in e end. For example, a call f(v, z, y) where f is declared as function f(x, y, z) = e may be converted to

let
$$x = v$$
, $a = z$, $z = y$, $y = a$ in $f(x, y, z)$

in correspondence to the move instructions introduced in imperative in correspondence to the move instructions introduced in imperative formulations of SSA destruction (see Chapters 3 and 21). Appropriate transformations can be formulated as manipulations of the functional representation, although the target format is not immune against α -renaming and thus only syntactically a functional language. For example, we can give a local algorithm that considers each call site individually and avoids the "lost-copy" and "swap" problems (cf. Chapter 21). Instead of introducing let-bindings for all parameter positions of a call, the algorithm scales with the number and size of cycles that span identically named arguments and parameters (like the cycle between *y* and *z* above), and employs a single additional variable (called *a* in the above code) to break all these cycles one by one.

6.3 Refined block sinking and loop nesting forests

As discussed when outlining λ -dropping, block sinking is governed by the dominance relation between basic blocks. Thus, a typical dominance tree with root b and subtrees rooted at b_1, \ldots, b_n is most naturally represented as a block of reducible CFG

function declarations for the f_i , nested inside the declaration of f:

function
$$f(...) = \text{let}... < body of $b > ...$ in
function $f_1(...) = e_1 > body of b_1$, with calls to b, b_i
 $\vdots = body of b_n$, with calls to b, b_i
and $f_n(...) = e_n > body of b_n$, with calls to b, b_i
in ... < calls to b, b_i from $b > ...$ end
(6.24)$$

By exploiting additional control-flow structure between the b_i , it is possible to obtain refined placements, namely placements that correspond to notions of *loop nesting forests* that have been identified in the SSA literature.

These refinements arise if we enrich the above dominance tree by adding arrows $b_i \rightarrow b_j$ whenever the CFG contains a directed edge from one of the dominance successors of b_i (i.e., the descendants of b_i in the dominance tree) to b_j .

In the case of a *reducible* CFG, the resulting graph contains only trivial loops. Ignoring these self-loops, we perform a post-order DFS (or more generally a reverse topological ordering) amongst the b_i and stagger the function declarations according to the resulting order. As an example, consider the CFG in




Fig. 6.6 Example placement for reducible flow graphs. (a) Control-flow graph; (b) Overlay of CFG (dashed edges) arcs between dominated blocks onto dominance graph (solid edges).

Figure 6.6a and its enriched dominance tree shown in Figure 6.6b. A possible (but not unique) ordering of the children of *b* is $[b_5, b_1, b_3, b_2, b_4]$, resulting in the nesting shown in code (6.25).

6.3 Refined block sinking and loop nesting forests

```
function f(...) = \text{let}... < body of f > ... \text{in}

function f_5(...) = e_5

in function f_1(...) = e_1 \implies contains calls to f and f_5

in function f_3(...) = e_3

in function f_2(...) =

let... < body of f_2 > ...

in function g(...) = e_g \implies contains call to f_3

in ... < calls to f_5 and g > ... \text{end}

in function f_4(...) = e_4 \implies contains calls to f_3 and f_4

in ... < calls to f_1, f_2, f_4, f_5 > ... \text{end}
```

The code respects the dominance relationship in much the same way as the naive placement, but additionally makes f_1 inacessible from within e_5 , and makes f_3 inaccessible from within f_1 or f_5 . As the reordering does not move function declarations *inside* each other (in particular: no function declaration is brought into or moved out of the scope of the formal parameters of any other function) the reordering does not affect the potential to subsequently perform parameter dropping.

Declaring functions using λ -abstraction brings further improvements. This enables us not only to syntactically distinguish between loops and non-recursive control-flow structures using the distinction between **let** and **letrec** present in many functional languages, but also to further restrict the visibility of function names. Indeed, while b_3 is immediately dominated by b in the above example, its only control-flow predecessors are b_2/g and b_4 . We would hence like to make the declaration of f_3 local to the *tuple* (f_2, f_4) , i.e., invisible to f. This can be achieved by combining **let/letrec** bindings with pattern matching, if we insert the shared declaration of f_3 between the declaration of the names f_2 and f_4 and the λ -bindings of their formal parameters p_i :

$$\begin{aligned} & \text{letrec } f = \lambda \ p. \ \text{let } \dots < body \ of \ f > \dots \text{in} \\ & \text{let } f_5 = \lambda \ p_5, \ e_5 \\ & \text{in } \text{let } f_1 = \lambda \ p_1, \ e_1 \qquad \triangleright \ contains \ calls \ to \ f \ and \ f_5 \\ & \text{in } \text{letrec } (f_2, f_4) = \\ & \text{let } f_3 = \lambda \ p_3, \ e_3 \\ & \text{in } (\lambda \ p_2, \ \text{let } \dots < body \ of \ f_2 > \dots \text{in} \\ & \text{let } g = \lambda \ p_g, \ e_g \qquad \triangleright \ contains \ call \ to \ f_3 \\ & \text{in } \dots < calls \ to \ f_5 \ and \ g > \dots \text{end} \\ & , \lambda \ p_4. \ e_4) \qquad \triangleright \ contains \ calls \ to \ f_3 \ and \ f_4 \\ & \text{end} \qquad \triangleright \ declaration \ of \ tuple(f_2, f_4) \ ends \ here \\ & \text{in } \dots < calls \ to \ f_1, f_2, f_4, f_5 > \dots \text{end} \end{aligned}$$

The recursiveness of f_4 is inherited by the function pair (f_2, f_4) but f_3 remains non-recursive. In general, the role of f_3 is played by any merge point b_i that is not directly called from the dominator node b.

In the case of *irreducible* CFGs, the enriched dominance tree is no longer acyclic (even when ignoring self-loops). In this case, the functional representation not only depends on the chosen DFS order but additionally on the partitioning of the enriched graph into loops. As each loop forms a *strongly connected component* (SCC), different partitioning are possible, corresponding to different notions of *loop nesting forests*. Of the various loop nesting forest strategies proposed in the

87

letrec irreducible CFG loop nesting forest

(6.25)

SSA-literature [245], the scheme introduced by Steensgaard [281] is particularly appealing from a functional perspective.

In Steensgaard's notion of loops, the headers *H* of a loop L = (B, H) are precisely the entry nodes of its body *B*, i.e., those nodes in *B* that have a predecessor outside of *B*. For example, G_0 shown in Figure 6.7 contains the outer loop $L_0 = (\{u, v, w, x\}, \{u, v\})$, whose constituents B_0 are determined as the maximal SCC of G_0 . Removing the back-edges of L_0 from G_0 (i.e., edges from B_0 to H_0) yields G_1 , whose (only) SCC determines a further inner loop $L_1 = (\{w, x\}, \{w, x\})$. Removing the back-edges of L_1 from G_1 results in the acyclic G_2 , terminating the process.




Fig. 6.7 Illustration of Steensgaard's construction of loop nesting forests:

Figure 6.8a shows the CFG-enriched dominance tree of G_0 . The body of loop L_0 is easily identified as the maximal SCC, and likewise the body of L_1 once the cycles (u, w) and (x, v) are broken by the removal of the back-edges $w \to u$ and $x \to v$.

The loop nesting forest resulting from Steensgaard's contruction is shown in Figure 6.8b. Loops are drawn as ellipsis decorated with the appropriate header nodes, and nested in accordance with the containment relation $B_1 \subset B_0$ between the bodies.

In the functional representation, a loop $L = (B, \{h_1, \ldots, h_n\})$ yields a function declaration block for functions h_1, \ldots, h_n , with private declarations for the non-headers from $B \setminus H$. In our example, loop L_0 provides entry points for the headers u and v but not for its non-headers w and x. Instead, the loop comprised of the latter nodes, L_1 , is nested inside the definition of L_0 , in accordance with the loop nesting forest.

6.3 Refined block sinking and loop nesting forests




Fig. 6.8 Illustration of Steensgaard's construction of loop nesting forests: (a) CFG-enriched dominance tree; (b) resulting loop nesting forest.

```
function entry(...) =
   let \ldots < body of entry > \ldots
   in letrec (u, v) =
                                       \triangleright define outer loop L_0, with headers u, v
                                      \triangleright define inner loop L_1, with headers w, x
          letrec (w, x) =
                let exit = \lambda p_{exit}. ... < body of exit >
                 in (\lambda p_w... < body of w, with calls to u, x, and exit > ...
                                                                                                           (6.27)
                     \lambda p_x \dots < body of x, with calls to w, v, and exit > \dots
                                                    \triangleright end of inner loop
                 end
          in (\lambda p_u, \ldots, < body of u, with call to w > \ldots)
               \lambda p_v \dots < body \text{ of } v, with call to x > \dots)

1 \triangleright end of outer loop
          end
      in \ldots < calls from entry to u and v > \ldots
```

By placing L_1 inside L_0 according to the scheme from code (6.26) and making exit private to L_1 , we obtain the representation (6.27) which captures all the essential information of Steensgaard's construction. Effectively, the functional reading of the loop nesting forest extends the earlier correspondence between the nesting of individual functions and the dominance relationship to groups of functions and basic blocks: loop L_0 *dominates* L_1 in the sense that any path from entry to a node in L_1 passes through L_0 ; more specifically, any path from entry to a *header* of L_1 passes trough a *header* of L_0 .

In general, each step of Steensgaard's construction may identify several loops, as a CFG may contain several maximal SCCs. As the bodies of these SCCs are necessarily non-overlapping, the construction yields a forest comprised of trees shaped like the loop nesting forest in Figure 6.8b. As the relationship between the trees is necessarily acyclic, the declarations of the function declaration tuples corresponding to the trees can be placed according to the loop-extended notion of dominance.

.

90

6.4 Concluding remarks and further readings

Further readings

Shortly after the introduction of SSA, O'Donnell [222] and Kelsey [167] noted the correspondence between let-bindings and points of variable declaration and its extension to other aspects of program structure using continuation-passing style. Appel[14, 13] popularized the correspondence using a direct-style representation, building on his earlier experience with continuation-based compilation [11].

Continuations and low-level functional languages have been an object of intensive study since their inception about four decades ago [303, 182]. For retrospective accounts of the historical development, see Reynolds [255] and Wadsworth [307]. Early studies of CPS and direct style include work by Reynolds and Plotkin [253, 254, 238]. Two prominent examples of CPS-based compilers are those by Sussman et al. [288] and Appel [11]. An active area of research concerns the relative merit of the various functional representations, algorithms for formal conversion between these formats, and their efficient compilation to machine code, in particular with respect to their integration with program analyses and optimizing transformations [95, 252, 168]. A particularly appealing variant is that of Kennedy [168], where the approach to explicitly name control-flow points such as merge points is taken to its logical conclusion. By mandating all control-flow points to be explicitly named, a uniform representation is obtained that allows optimizing transformations to be implemented efficiently, avoiding the administrative overhead to which some of the alternative approaches are susceptible.

Occasionally, the term *direct style* refers to the combination of tail-recursive functions and let-normal form, and the conditions on the latter notion are strengthened so that only variables may appear as branch conditions. Variations of this discipline include *administrative normal form* (A-normal form, ANF) [126], B-form [289], and SIL [294].

Closely related to continuations and direct-style representation are *monadic* intermediate languages as used by Benton et al. [28] and Peyton-Jones et al. [232]. These partition expressions into categories of *values* and *computations*, similar to the isolation of primitive terms in let-normal form [254, 238]. This allows one to treat side-effects (memory access, IO, exceptions, etc.) in a uniform way, following Moggi [208], and thus simplifies reasoning about program analyses and the associated transformations in the presence of impure language features.

Lambda-lifting and dropping are well-known transformations in the functional programming community, and are studied in-depth by Johnsson [162] and Danvy et al. [96].

Rideau et al. [256] present an in-depth study of SSA destruction, including a verified implementation in the proof assistant Coq for the "windmills" problem, i.e., the task of correctly introducing ϕ -compensating assignments. The local algorithm to avoid the lost-copy problem and swap problem identified by Briggs

monadic IR

6.4 Concluding remarks and further readings

et al. [54] was given by Beringer [29]. In this solution, the algorithm to break the cycles is in line with the results of May [204].

We are not aware of previous work that transfers the analysis of loop nesting forests to the functional setting, or of loop analyses in the functional world that correspond to loop nesting forests. Our discussion of Steensgaard's construction was based on a classification of loop nesting forests by Ramalingam [245], which also served as the source of the example in Figure 6.7. Two alternative constructions discussed by Ramalingam are those by Sreedhar, Gao and Lee [276], and Havlak [147]. To us, it appears that a functional reading of Sreedhar, Gao and Lee's construction would essentially yield the nesting mentioned at the beginning of Section 6.3. Regarding Havlak's construction, the fact that entry points of loops are not necessarily classified as headers appears to make an elegant representation in functional form at least challenging.

Extending the syntactic correspondences between SSA and functional languages, similarities may be identified between their characteristic program analysis frameworks, *data-flow analyses* and *type systems*. Chakravarty et al. [66] prove the correctness of a functional representation of Wegmann and Zadeck's SSA-based sparse conditional constant propagation algorithm [311]. Beringer et al. [30] consider data-flow equations for liveness and read-once variables, and formally translate their solutions to properties of corresponding typing derivations. Laud et al. [185] present a formal correspondence between data-flow analyses and type systems but consider a simple imperative language rather than SSA.


At present, intermediate languages in functional compilers do not provide syntatic support for expressing nesting forest directly. Indeed, most functional compilers do not perform advanced analyses of nested loops. As an exception to this rule, the MLton compiler (http://mlton.org) implements Steensgaard's algorithm for detecting loop nesting forests, leading to a subsequent analysis of the loop unrolling and loop switching transformations [287].

Concluding remarks

In addition to low-level functional languages, alternative representations for SSA have been proposed, but their discussion is beyond the scope of this chapter. Glesner [134] employs an encoding in terms of abstract state machines [140] that disregards the sequential control flow inside basic blocks but retains control flow between basic blocks to prove the correctness of a code generation transformation. Later work by the same author uses a more direct representation of SSA in the theorem prover Isabelle/HOL for studying further SSA-based analyses.

Matsuno and Ohori [203] present a formalism that captures core aspects of SSA in a notion of (non-standard) types while leaving the program text in unstructured non-SSA form. Instead of classifying values or computations, types represent the definition points of variables. Contexts associate program variables at each program point with types in the standard fashion, but the non-standard notion of types means that this association models the reaching-definitions relationship rather than characterizing the values held in the variables at runtime. Noting a correspondence between the types associated with a variable and the sets of def-use paths, the authors admit types to be formulated over type variables whose introduction and use corresponds to the introduction of ϕ -nodes in SSA.

Finally, Pop et al.'s model [242] dispenses with control flow entirely and instead views programs as sets of equations that model the assignment of values to variables in a style reminiscent of partial recursive functions. This model is discussed in more detail in Chapter 10.



Part II Analysis

CHAPTER 7

Introduction

M. Schordan F. Rastello

The goal of this chapter is to provide an overview of the benefits of SSA for program analyses and optimizations. We illustrate how SSA makes an analyses more convenient because of its similarity to functional programs. Technically, the def-use chains explicitly expressed through the SSA graph, but also the static-single information property, is what makes SSA so convenient.

There are several analysis that propagate information through the SSA graph. The *chapter "propagation engine*"8 gives a somehow general description of the mechanism.

TODO: refine following key points

- shows how SSA form facilitates the design and implementation of analyses equivalent to traditional data flow analyses.
- · SSA property allows to reduce analysis time and memory consumption
- Presented *Propagation Engine* is an extension of the well-known approach by Wegman and Zadeck for sparse conditional constant propagation.
- · Basic algorithm not limited to constant propagation
- allows to solve a large class of data-flow problems more efficiently than the iterative work list algorithm for solving data flow equations. The basic idea is to directly propagate information computed at the unique defition of a variable to all its uses
- Data flow analyses based on SSA form rely on specialized program representation based on SSA graphs which resemble traditional use-def chains.
- BUT: not all data flow analyses can be modeled.

As already mentioned in Chapter **??**, SSA form can come in different flavors. The vanilla one is strict SSA, or said equivalently, SSA form with the dominance property. The most common SSA construction algorithm exploits this dominance property by two means: First it allows to compute join sets for ϕ -placement in a

very efficient way using the dominance frontier. Second it allows variable renaming using a folding scheme along the dominance tree. The notion of dominance and dominance frontier are two structural properties that make SSA form singular for compiler analysis and transformations.

Those two aspects are illustrated in this part through two chapters: Chapter 9 shows how loop nesting forest and dominance property can be exploited to devise very efficient liveness analysis; Chapter 11 shows how the dominance frontier that allows to insert a minimal number of ϕ -function for SSA construction can also be used to minimize redundant computations.

Faster Liveness Analysis with SSA form

A data-flow analysis iterates potentially up to as many times as the maximum loop depth of a given program until it stabilizes and terminates. In contrast, the properties of SSA form allow to accelerate liveness analysis without the requirement of any iteration to reach a fixed point: it only requires at most two passes over the CFG. Also an extremely simple liveness check is possible by providing a query system to answer questions such as "is variable v live at location q?".

We first present an algorithm for computing liveness information on reducible CFGs and continue with deriving an algorithm that can also be applied to irreducible graphs. This can be achieved by transforming an irreducible graph into a reducible graph such that the liveness in both graphs is equivalent. In practice we do not modify the graph, but adapt the algorithm for reducible graphs such that it simulates the modification of some edges on the fly.

Loop Tree and Induction Variables

Chapter 10 illustrates how capturing properties of the SSA graph itself (circuits) can be used to determine induction variables.

TODO: refine following key points

- extraction of the reducible loop tree can be done on the SSA graph itself
- the induction variable analysis is based on the detection of self references in the SSA representation and on its characterization
- algorithm translates the SSA representation into a representation of polynomial functions, describing the sequence of values that SSA variables hold during the execution of loops.
- Number of iterations is computed as the minimum solution of a polynomial inequality with integer solutions, also called Diophantine inequality.

Relation between Partial Redundancy Elimination and SSA form

The elimination of redundant computations is an important compiler optimization. In chapter 11 we show that the dominance frontiers that define where ϕ -functions are inserted in SSA form also form the "frontier" between full redundancy and partial redundancy. A computation is *fully redundant* if it has also occurred earlier regardless of control flow, a computation is *partially redundant* if it is has occurred earlier only on certain paths. Following the program flow, once we are past the dominance frontiers, any further occurrence of a redundant expression is partially redundant, whereas any occurrence before the dominance frontier is fully redundant. The difference for the optimization is that fully redundant expressions can be deleted, whereas for (strictly) partially redundant expressions insertions are required to eliminate the redundancy. Thus, since partial redundancies start at dominance frontiers they are related to SSA's ϕ statements. In chapter 11 on SSAPRE we present an algorithm, named SSAPRE, performing partial redundancy elimination (PRE) by efficiently taking advantage of the use-def information inherent in its input conventional SSA form. SSAPRE builds redundancy edges between redundant expressions (in SSA form) and has the effect of factoring the redundancy edges at merge pointer in the CFG. The resulting factored redundancy graph (FRG) can be regarded as the SSA form for expressions. We also discuss speculative code motion which suppresses redundancy in some path at the expense of another path where the computation is added but the result is unused.

This PRE algorithm is not capable of recognizing redundant computations among lexically different expressions that yield the same value. Therefore we also discuss redundancy elimination based on value analysis, which can determine redundancy whenever two computations yield the same value. A technique for such a value analysis is *value numbering*. In this case the benefit of SSA form is that it enables value numbering to be easily extended to the global scope, called *global value numbering*, because each SSA version of a variable corresponds to at most one static value for the variable.

CHAPTER 8

Propagating Information using SSAF. BrandnerD. Novillo

A central task of compilers is to *optimize* a given input program such that the resulting code is more efficient in terms of execution time, code size, or some other metric of interest. However, in order to perform these optimizations, typically some form of *program analysis* is required to determine if a given program transformation is applicable, to estimate its profitability, and to guarantee its correctness.

Data-flow analysis is a simple yet powerful approach to program analysis that is utilized by many compiler frameworks and program analysis tools today. We will introduce the basic concepts of traditional data-flow analysis in this chapter and will show how the *static single assignment* form (SSA) facilitates the design and implementation of equivalent analyses. We will also show that how the SSA property allows us to reduce the compilation time and memory consumption of the data-flow analyses that this program representation supports.

Traditionally, data-flow analysis is performed on a *control-flow graph* representation (CFG) of the input program. Nodes in the graph represent operations and edges represent the potential flow of program execution. Information on certain *program properties* is propagated among the nodes along the control-flow edges until the computed information stabilizes, i.e., no *new* information can be inferred from the program.

The *propagation engine* presented in the following sections is an extension of the well known approach by Wegman and Zadeck for *sparse conditional constant propagation* (also known as SSA-CCP). Instead of using the CFG they represent the input program as an *SSA graph* as defined in Chapter 14: operations are again represented as nodes in this graph, however, the edges represent *data dependencies* instead of control flow. This representation allows a selective propagation of program properties among data dependent graph nodes only. As before, the processing stops when the information associated with the graph nodes stabilizes. The basic algorithm is not limited to constant propagation and can also be

data-flow analysis propagation information!propagation lattice!complete

applied to solve a large class of other data-flow problems efficiently. However, not all data-flow analyses can be modeled. In this chapter, we will also investigate the limitations of the SSA-based approach.

The remainder of this chapter is organized as follows. First, the basic concepts of (traditional) data-flow analysis are presented in Section 8.1. This will provide the theoretical foundation and background for the discussion of the SSA-based propagation engine in Section 8.2. We then provide an example of a data-flow analysis that can be performed efficiently by the aforementioned engine, namely copy propagation in Section 8.3.

8.1 Preliminaries

Data-flow analysis is at the heart of many compiler transformations and optimizations, but also finds application in a broad spectrum of analysis and verification tasks in program analysis tools such as program checkers, profiling tools, and timing analysis tools. This section gives a brief introduction to the basics of dataflow analysis. Due to space considerations, we cannot cover this topic in full depth.

As noted before, data-flow analysis derives information from certain interesting program properties that may help to optimize the program. Typical examples of interesting properties are: the set of *live* variables at a given program point, the particular constant value a variable may take, or the set of program points that are reachable at run-time. Liveness information, for example, is critical during register allocation, while the two latter properties help to simplify computations and to identify dead code.

The analysis results are gathered from the input program by propagating information among its operations considering all potential execution paths. The propagation^{*} is typically performed iteratively until the computed results stabilize. Formally, a data-flow problem can be specified using a *monotone framework* that consists of:

- a *complete lattice* representing the property space,
- a *flow graph* resembling the control flow of the input program, and
- a set of *transfer functions* modeling the effect of individual operations on the property space.

Property Space: A key concept for data-flow analysis is the representation of the property space via *partially ordered sets* (L, \sqsubseteq) , where *L* represents some interesting program property and \sqsubseteq represents a reflexive, transitive, and anti-symmetric relation. Using the \sqsubseteq relation, *upper* and *lower bounds*, as well as *least upper* and *greatest lower bounds*, can be defined for subsets of *L*.

A particularly interesting class of partially ordered sets are *complete lattices*, where all subsets have a least upper bound as well as a greatest lower bound. These bounds are unique and are denoted by | | and | | respectively. In the context

8.1 Preliminaries

of program analysis the former is often referred to as the *join operator*, while the latter is termed the *meet operator*. Complete lattices have two distinguished elements, the *least element* and the *greatest element*, often denoted by \bot^* and \top^* respectively.

An *ascending chain* is a totally ordered subset $\{l_1, ..., l_n\}$ of a complete lattice. A chain is said to *stabilize* if there exists an index m, where $\forall i > m : l_i = l_m$. An analogous definition can be given for *descending chains*.

Program Representation: The functions of the input program are represented as control-flow graphs, where the nodes represent operations, or instructions, and edges denote the potential flow of execution at run-time. Data-flow information is then propagated from one node to another adjacent node along the respective graph edge using *in* and *out* sets associated with every node. If there exists only one edge connecting two nodes, data can be simply copied from one set to the other. However, if a node has multiple incoming edges, the information from those edges has to be combined using the meet or join operator.

Sometimes, it is helpful to reverse the flow graph to propagate information, i.e., reverse the direction of the edges in the control-flow graph. Such analyses are termed *backward analyses*, while those using the regular flow graph are *forward analyses*.*

Transfer Functions: Aside from the control flow, the operations of the program need to be accounted for during analysis. Usually these operations change the way data is propagated from one control-flow node to the other. Every operation is thus mapped to a *transfer function*, which transforms the information available from the *in* set of the flow graph node of the operation and stores the result in the corresponding *out* set.

8.1.1 Solving Data-flow Problems

Putting all those elements together—a complete lattice, a flow graph, and a set of transfer functions—yields an instance of a monotone framework. This framework describes a set of *data-flow equations* whose solution will ultimately converge to the solution of the data-flow analysis. A very popular and intuitive way to solve these equations is to compute the *maximal (minimal) fixed point* (MFP) * using an iterative work list algorithm. The work list contains edges of the flow graph that have to be revisited. Visiting an edge consists of first combining the information from the *out* set of the source node with the *in* set of the target node, using the meet or join operator, then applying the transfer function of the target node. The obtained information is then propagated to all successors of the target node by appending the corresponding edges to the work list. The algorithm terminates when the data-flow information stabilizes, as the work list then becomes empty.

A single flow edge can be appended several times to the work list in the course of the analysis. It may even happen that an infinite feedback loop prevents the ⊥ (bottom, lattice) ⊤ (top, lattice) chain ascending chain backward analysis forward analysis transfer function maximal fixed point MFP|seemaximal fixed point algorithm from terminating. We are thus interested in bounding the number of times a flow edge is processed. Recalling the definition of chains from before (see Section 8.1), the *height* of a lattice is defined by the length of its longest chain. We can ensure termination for lattices fulfilling the *ascending chain condition*, which ensures that the lattice has finite height. Given a lattice with finite height *h* and a flow graph G = (V, E), it is easy to see that the MFP solution can be computed in $O(|E| \cdot h)$ time, where |E| represents the number of edges. Since the number of edges is bounded by the number of graph nodes |V|, more precisely, $|E| \le |V|^2$, this gives a $O(|V|^2 \cdot h)$ general algorithm to solve data-flow analyses. Note that the height of the lattice often depends on properties of the input program, which might ultimately yield bounds worse than cubic in the number of graph nodes. For instance, the lattice for copy propagation consists of the cross product of many smaller lattices, each representing the potential values of a variable occurring in the program. The total height of the lattice thus directly depends on the number of variables in the program.

In terms of memory consumption, we have to propagate data flow to all relevant program points. Nodes are required to hold information even when it is not directly related to the node, hence, each node must store complete *in* and *out* sets.

8.2 Data-flow Propagation under SSA Form

SSA form allows us to solve a large class of data-flow problems more efficiently than the iterative work list algorithm presented previously. The basic idea is to directly propagate information computed at the unique definition of a variable to all its uses. In this way, intermediate program points that neither define nor use the variable of interest do not have to be taken into consideration, thus reducing memory consumption and compilation time.

8.2.1 Program Representation

Programs in SSA form exhibit ϕ -operations placed at join points of the original CFG. In the following, we assume that possibly many ϕ -operations are associated with the corresponding CFG nodes at those join points.

Data-flow analyses under SSA form rely on a specialized program representation based on *SSA graphs*, which resemble traditional *def-use chains* and simplify the propagation of data-flow information. The nodes of an SSA graph correspond to the operations of the program, including the ϕ -operations that are represented by dedicated nodes in the graph. The edges of the graph connect the unique definition of a variable with all its uses, i.e., edges represent true dependencies.




Fig. 8.1 Example program and its SSA graph

Besides the data dependencies, the SSA graph captures the *relevant* join points of the CFG of the program. A join point is relevant for the analysis whenever the value of two or more definitions may reach a use by passing through that join. The SSA form properties ensure that a ϕ -operation is placed at the join point and that any use of the variable that the ϕ -function defines has been properly updated to refer to the correct name.

Consider for example the code excerpt shown in Figure 8.1, along with its corresponding SSA graph and CFG. Assume we are interested in propagating information from the assignment of variable y_1 , at the beginning of the code, down to its unique use at the end. The traditional CFG representation causes the propagation to pass through several intermediate program points. These program points are concerned only with computations of the variables x_1 , x_2 , and x_3 , and are thus irrelevant for y_1 . The SSA graph representation, on the other hand, propagates the desired information directly from definition to use sites, without any intermediate step. At the same time, we also find that the control-flow join following the conditional is properly represented by the ϕ -operation defining the variable x_3 in the SSA graph.

Even though the SSA graph captures data dependencies and the relevant join points in the CFG, it lacks information on other *control dependencies*. However, analysis results can often be improved significantly by considering the additional information that is available from the control dependencies in the CFG. As an example consider once more the code of Figure 8.1, and assume that the condition associated with the if-statement is known to be false for all possible program executions. Consequently, the ϕ -operation will select the value of x_2 in all cases, which is known to be of constant value 5. However, due to the shortcomings of the SSA graph, this information cannot be derived. It is thus important to use both the control-flow graph and the SSA graph during data-flow analysis in order to obtain the best possible results.

sparse data-flow 8.2.2 Sparse Data-flow Propagation

Similar to monotone frameworks for traditional data-flow analysis, frameworks for *sparse data-flow propagation*^{*} under SSA form can be defined using:

- a complete lattice representing the property space,
- a set of *transfer functions* for the operations of the program,
- a control-flow graph capturing the execution flow of the program, and
- an SSA graph representing data dependencies.

We again seek a maximal (minimal) fixed point solution (MFP) using an iterative work list algorithm. However, in contrast to the algorithm described previously, data-flow information is not propagated along the edges of the control-flow graph but along the edges of the SSA graph. For regular uses the propagation is then straightforward due to the fact that every use receives its value from a unique definition. Special care has to be taken only for ϕ -operations, which select a value among their operands depending on the incoming control-flow edges. The data-flow information of the incoming operands has to be combined using the meet or join operator of the lattice. As data-flow information is propagated along SSA edges that have a single source, it is sufficient to store the data-flow information with the SSA graph node. The *in* and *out* sets used by the traditional approach—see Section 8.1—are obsolete, since ϕ -operations already provide the required buffering. In addition, the control-flow graph is used to track which operations are not reachable under any program execution and thus can be safely ignored during the computation of the fixed point solution.

Algorithm 8.1: Sparse data-flow propagation

- 1. Initialization
 - Every edge in the CFG is marked not executable;
 - The CFGWorkList is seeded with the outgoing edges of the CFG's start node;
 - The SSAWorkList is empty.
- 2. Remove the top element of one of the two work lists.
- 3. If the element is a control-flow edge, proceed as follows:
 - Mark the edge as executable;
 - Visit every ϕ -operation associated with the target node (Algorithm 8.2);
 - If the target node was reached the first time via the *CFGWorkList*, visit all its operations (Algorithm 8.2);
 - If the target node has a single, non-executable outgoing edge, append that edge to the *CFGWorkList*.
- 4. If the element is an edge from the SSA graph, process the target operation as follows:
 - a. When the target operation is a ϕ -operation visit that ϕ -operation;
 - b. For other operations, examine the executable flag of the incoming edges of the respective CFG node; Visit the operation if any of the edges is executable.
- 5. Continue with step 2 until both work lists become empty.

Algorithm 8.2: Visiting an operation	
1. Propagate data-flow information depending on the operation's kind:	
a. ϕ -operations:	
Combine the data-flow information from the node's operands where the corresponding control-flow edge is executable.	
b. Conditional branches:	
Examine the branch's condition(s) using the data-flow information of its operands; Determine all outgoing edges of the branch's CFG node whose condition is potentially satisfied; Append the CFG edges that were non-executable to the <i>CFGWorkList.</i>	
c. Other operations: Update the operation's data-flow information by applying its transfer function.	
2. Whenever the data-flow information of an operation changes, append all outgoing SSA graph edges of the operation to the <i>SSAWorkList</i> .	

The algorithm is shown in Algorithm 8.1 and processes two work lists, the *CFGWorkList*, which containing edges of the control-flow graph, and the *SSA*-*WorkList*, which contains edges from the SSA graph. It proceeds by removing the top element of either of those lists and processing the respective edge. Throughout the main algorithm, operations of the program are visited to update the work lists and propagate information using Algorithm 8.2.

The *CFGWorkList* is used to track edges of the CFG that were encountered to be *executable*, i.e., where the data-flow analysis cannot rule out that a program execution traversing the edge exists. Once the algorithm has determined that a CFG edge is executable, it will be processed by Step 3 of the main algorithm. First, all ϕ -operations of its target node need to be reevaluated due to the fact that Algorithm 8.2 discarded the respective operands of the ϕ -operations so far—because the control-flow edge was not yet marked executable. Similarly, the operation of the target node has to be evaluated when the target node is encountered to be executable for the first time, i.e., the currently processed control-flow edge is the first of its incoming edges that is marked executable. Note that this is only required the *first* time the node is encountered to be executable, due to the processing of operations in Step 4b, which thereafter triggers the reevaluation automatically when necessary through the SSA graph.

Regular operations as well as ϕ -operations are visited by Algorithm 8.2 when the corresponding control-flow graph node has become executable, or whenever the data-flow information of one of their predecessors in the SSA graph changed. At ϕ -operations, the information from multiple control-flow paths is combined using the usual meet or join operator. However, only those operands where the associated control-flow edge is marked executable are considered. Conditional branches are handled by examining their conditions based on the data-flow information computed so far. Depending on whether those conditions are satisfiable or not, control-flow edges are appended to the *CFGWorkList* to ensure that all reachable operations are considered during the analysis. Finally,




Fig. 8.2 Sparse conditional data-flow propagation using SSA graphs

all regular operations are processed by applying the relevant transfer function and possibly propagating the updated information to all uses by appending the respective SSA graph edges to the *SSAWorkList*.

As an example, consider the program shown in Figure 8.1 and the constant propagation problem. First, assume that the condition of the if-statement cannot be statically evaluated, we thus have to assume that all its successors in the CFG are reachable. Consequently, all control-flow edges in the program will eventually be marked executable. This will trigger the evaluation of the constant assignments to the variables x_1 , x_2 , and y_1 . The transfer functions immediately yield that the variables are all constant, holding the values 4, 5, and 6 respectively. This new information will trigger the reevaluation of the ϕ -operation of variable x_3 . As both of its incoming control-flow edges are marked executable, the combined information yields $4 \Box 5 = \bot$, i.e., the value is known not to be a particular constant value. Finally, also the assignment to variable z_1 is reevaluated, but the analysis shows that its value is not a constant as depicted by Figure 8.2a. If, however, the if-condition is known to be false for all possible program executions a more precise result can be computed, as shown in Figure 8.2b. Neither the control-flow edge leading to the assignment of variable x_1 nor its outgoing edge leading to the ϕ -operation of variable x_3 are marked executable. Consequently, the reevaluation of the ϕ -operation considers the data-flow information of its second operand x_2 only, which is known to be constant. This enables the analysis to show that the assignment to variable z_1 is, in fact, constant as well.

8.2.3 Discussion

During the course of the propagation algorithm, every edge of the SSA graph is processed at least once, whenever the operation corresponding to its definition is found to be executable. Afterward, an edge can be revisited several times depending on the height h of the lattice representing the property space of the analysis. On the other hand, edges of the control-flow graph are processed at most

8.2 Data-flow Propagation under SSA Form

once. This leads to an upper bound in execution time of $O(|E_{SSA}|\cdot h+|E_{CFG}|)$, where E_{SSA} and E_{CFG} represent the edges of the SSA graph and the control-flow graph respectively. The size of the SSA graph increases with respect to the original non-SSA program. Measurements indicate that this growth is linear, yielding a bound that is comparable to the bound of traditional data-flow analysis. However, in practice the SSA-based propagation engine outperforms the traditional approach. This is due to the direct propagation from the definition of a variable to its uses, without the costly intermediate steps that have to be performed on the CFG. The overhead is also reduced in terms of memory consumption: instead of storing the *in* and *out* sets capturing the complete property space on every program point, it is sufficient to associate every node in the SSA graph with the data-flow information of the corresponding variable only, leading to considerable savings in practice.

8.2.4 Limitations

Unfortunately, the presented approach also has its limitations, because of the exclusive propagation of information between data-dependent operations. This prohibits the modeling of data-flow problems that propagate information to program points that are not directly related by either a definition or a use of a variable.

Consider, for example, the problem of available expressions that often occurs in the context of redundancy elimination. An expression is available at a given program point when the expression is computed and not modified thereafter on all paths leading to that program point. In particular, this might include program points that are independent from the expression and its operands, i.e., neither define nor use any of its operands. The SSA graph does not cover those points, as it propagates information directly from definitions to uses without any intermediate steps.

TODO: flo: reprendre en disant que justement, c'est une misconception Furthermore, data-flow analysis using SSA graphs is limited to forward problems. Due to the structure of the SSA graph, it is not possible to simply reverse the edges in the graph as it is done with flow graphs. For one, this would invalidate the nice property of having a single source for incoming edges of a given variable, as variables typically have more than one use. In addition, ϕ -operations are placed at join points with respect to the *forward* control flow and thus do not capture join points in the reversed control-flow graph. SSA graphs are consequently not suited to model backward problems in general. There are, however, program representations akin to the SSA format that can handle backward analyses. Chapter 13 gives an overview of such representations.

8 Propagating Information using SSA— (F. Brandner, D. Novillo)

copy propagation




Fig. 8.3 Analysis of copy-related variables

8.3 Example—Copy Propagation

Even though data-flow analysis based on SSA graphs has its limitations, it is still a useful and effective solution for interesting problems, as we will show in the following example. Copy propagation^{*} under SSA form is, in principle, very simple. Given the assignment $x \leftarrow y$, all we need to do is to traverse the immediate uses of x and replace them with y, thereby effectively eliminating the original copy operation. However, such an approach will not be able to propagate copies past ϕ -operations, particularly those in loops. A more powerful approach is to split copy propagation into two phases: Firstly, a data-flow analysis is performed to find copy-related variables throughout the program; Secondly, a rewrite phase eliminates spurious copies and renames variables.




Fig. 8.4 ϕ -operations in loops often obfuscate copy relations.

8.3 Example—Copy Propagation

The analysis for copy propagation can be described as the problem of propagating the *copy-of value* of variables. Given a sequence of copies as shown in Figure 8.3a, we say that y_1 is a *copy of* x_1 and z_1 is a *copy of* y_1 . The problem with this representation is that there is no apparent link from z_1 to x_1 . In order to handle transitive copy relations, all transfer functions operate on copy-of values instead of the direct source of the copy. If a variable is not found to be a copy of anything else, its copy-of value is the variable itself. For the above example, this yields that both y_1 and z_1 are copies of x_1 , which in turn is a copy of itself. The lattice of this data-flow problem is thus similar to the lattice used previously for constant propagation. The lattice elements correspond to variables of the program instead of integer numbers. The least element of the lattice represents the fact that a variable is a copy of itself.

Similarly, we would like to obtain the result that x_3 is a copy of y_1 for the example of Figure 8.3b. This is accomplished by choosing the join operator such that a copy relation is propagated whenever the copy-of values of all the operands of the ϕ -operation match. When visiting the ϕ -operation for x_3 , the analysis finds that x_1 and x_2 are both copies of y_1 and consequently propagates that x_3 is also a copy of y_1 .

The next example shows a more complex situation where copy relations are obfuscated by loops—see Figure 8.4. Note that the actual visiting order depends on the shape of the CFG and immediate uses, in other words, the ordering used here is meant for illustration only. Processing starts at the operation labeled 1, with both work lists empty and the data-flow information \top associated with all variables.

- 1. Assuming that the value assigned to variable x_1 is not a copy, the data flow information for this variable is lowered to \bot , the SSA edges leading to operations 2 and 3 are appended to the *SSAWorkList*, and the control-flow graph edge e_1 is appended to the *CFGWorkList*.
- 2. Processing the control-flow edge e_1 from the work list causes the edge to be marked executable and the operations labeled 2 and 3 to be visited. Since edge e_5 is not yet known to be executable, the processing of the ϕ -operation yields a copy relation between x_2 and x_1 . This information is utilized in order to determine which outgoing control-flow graph edges are executable for the conditional branch. Examining the condition shows that only edge e_3 is executable and thus needs to be added to the work list.
- 3. Control-flow edge e_3 is processed next and marked executable for the first time. Furthermore, the ϕ -operation labeled 5 is visited. Due to the fact that edge e_4 is not known the be executable, this yields a copy relation between x_4 and x_1 (via x_2). The condition of the branch labeled 6 cannot be analyzed and thus causes its outgoing control flow edges e_5 and e_6 to be added to the work list.
- 4. Now, control-flow edge e_5 is processed and marked executable. Since the target operations are already known to be executable, only the ϕ -operation is revisited. However, variables x_1 and x_4 have the same copy-of value x_1 ,

109

copy-of value

which is identical to the previous result computed in Step 2. Thus, neither of the two work lists is modified.

5. Assuming that the control-flow edge e_6 leads to the exit node of the control-flow graph, the algorithm stops after processing the edge without modifications to the data-flow information computed so far.

The straightforward implementation of copy propagation would have needed multiple passes to discover that x_4 is a copy of x_1 . The iterative nature of the propagation, along with the ability to discover non-executable code, allows to handle even obfuscated copy relations. Moreover, this kind of propagation will only reevaluate the subset of operations affected by newly computed data-flow information instead of the complete control-flow graph once the set of executable operations has been discovered.

8.4 Further Readings

Traditional data-flow analysis is well established and well described in numerous papers. The book by Nielsen, Nielsen, and Hankin [216] gives an excellent introduction to the theoretical foundations and practical applications. For reducible flow graphs the order in which operations are processed by the work list algorithm can be optimized [149, 164, 216], allowing to derive tighter complexity bounds. However, relying on reducibility is problematic because the flow graphs are often *not* reducible even for proper structured languages. For instance, reversed control-flow graphs for backward problems can be—and in fact almost always are—irreducible even for programs with reducible control-flow graphs, for instance because of loops with multiple exits. Furthermore, experiments have shown that the tighter bounds not necessarily lead to improved compilation times [85].

Apart from computing a fixed point (MFP) solution, traditional data-flow equations can also be solved using a more powerful approach called the *meet over all paths* (MOP) solution, which computes the *in* data-flow information for a basic block by examining *all* possible paths from the start node of the control-flow graph. Even though more powerful, computing the MOP solution is often harder or even undecidable [216]. Consequently, the MFP solution is preferred in practice.

The sparse propagation engine [220, 311], as presented in the chapter, is based on the underlying properties of the SSA form. Other intermediate representations offer similar properties. *Static Single Information* form (SSI) [271] allows both backward and forward problems to be modeled by introducing σ operations, which are placed at program points TODO: florent: modifier discussion sur backward apres chapitre SSI where data-flow information for backward problems needs to be merged [270]. Chapter 13 provides additional information on the use of SSI form for static program analysis. Bodík uses an extended SSA form, *e*-SSA, to

8.4 Further Readings

eliminate array bounds checks [36]. Ruf [260] introduces the *value dependence graph*, which captures both control and data dependencies. He derives a sparse representation of the input program, which is suited for data-flow analysis, using a set of transformations and simplifications.

The *sparse evaluation graph* by Choi et al. [71] is based on the same basic idea as the approach presented in this chapter: intermediate steps are eliminated by by-passing irrelevant CFG nodes and merging the data-flow information only when necessary. Their approach is closely related to the placement of ϕ operations and similarly relies on the dominance frontier during construction. A similar approach, presented by Johnson and Pingali [160], is based on singleentry/single-exit regions. The resulting graph is usually less sparse, but is also less complex to compute. Ramalingam [247] further extends these ideas and introduces the *compact evaluation graph*, which is constructed from the initial CFG using two basic transformations. The approach is superior to the sparse representations by Choi et al. as well as the approach presented by Johnson and Pingali.

The previous approaches derive a sparse graph suited for data-flow analysis using graph transformations applied to the CFG. Duesterwald et al. [111] instead examine the data-flow equations, eliminate redundancies, and apply simplifications to them.

strict SSA form liveness data-flow analysis backward analysis forward control-flow graph reducible CFG loop nesting forest

CHAPTER 9

Liveness

B. Boissinot F. Rastello

This chapter illustrates the use of strict SSA properties to simplify and accelerate *liveness analysis*, which determines for all variables the set of program points where they are *live*, i.e., their values are potentially used by subsequent operations. Liveness information is essential to solve storage assignment problems, eliminate redundancies, and perform code motion. For instance, optimizations like software pipelining, trace scheduling, register-sensitive redundancy elimination (see Chapter 11), if-conversion (see Chapter 20), as well as register allocation (see Chapter 22)heavily rely on liveness information.

Traditionally, liveness information is obtained by data-flow analysis^{*}: liveness sets are computed for all basic blocks and variables simultaneously by solving a set of data-flow equations. These equations are usually solved by an iterative algorithm, propagating information backwards^{*} through the control-flow graph (CFG) until a fixed point is reached and the liveness sets stabilize. The number of iterations depends on the control-flow structure of the considered program, more precisely on the structure of its loops.

In this chapter, we show that, for strict SSA-form programs, the live-range of a variable has valuable properties that can be expressed in terms of loop nesting forest of the CFG and its corresponding directed acyclic graph, the *forward-CFG*. Informally speaking, and restricted to reducible CFGs, those properties for a variable *v* are:

- *v* is live at a program point *q* if and only if *v* is live at the entry *h* of the largest loop/basic block (highest node in the loop nesting forest) that contains *q* but not the definition of *v*.
- *v* is live at *h* if and only if there is a path in the forward-CFG from *h* to a use of *v* that does not contain the definition.

A direct consequence of this property is the possible design of a data-flow algorithm that computes liveness sets *without the requirement of any iteration* to reach a fixed point: at most two passes over the CFG are necessary. The first pass, very similar to traditional data-flow analysis, computes partial liveness sets by traversing the forward-CFG backwards. The second pass refines the partial liveness sets and computes the final solution by propagating forward along the loop nesting forest. For the sake of clarity, we first present the algorithm for reducible CFGs. Irreducible CFGs can be handled with a slight variation of the algorithm, with no need to modify the CFG itself.

Another approach to liveness analysis more closely follows the classical definition of liveness: a variable is live at a program point q if q belongs to a path of the CFG leading from a definition of that variable to one of its uses without passing through another definition of the same variable. Therefore, the live-range of a variable can be computed using a backward traversal starting on its uses and stopping when reaching its definition (unique under SSA).

One application of the properties of live-ranges under strict SSA-form is the design of a simple liveness check algorithm. In contrast to classical data-flow analyses, liveness check does not provide the set of variables live at a block, but its characteristic function. Liveness check provides a query system to answer questions such as "Is variable v live at location q?" Its main features are:

- 1. The algorithm itself consists of two parts, a *pre-computation* part, and an *online* part executed at each liveness query. It is not based on setting up and subsequently solving data-flow equations;
- 2. The pre-computation is *independent of variables*, it only depends on the structure of the control-flow graph; Hence, pre-computed information *remains valid* upon adding or removing variables or their uses;
- 3. An actual query uses the def-use chain of the variable in question and determines the answer essentially by testing membership in pre-computed sets of basic blocks.

We will first need to repeat basic definitions relevant in our context and provide the theoretical foundations in the next section, before presenting multiple algorithms to compute liveness sets: The two-pass data-flow algorithm in Section 9.2 and the algorithms based on path-exploration in Section 9.4. We finally present the liveness check algorithm last, in Section 9.3.

9.1 Definitions

Liveness is a property relating program points to sets of variables which are considered to be *live* at these program points. Intuitively, a variable is considered live at a given program point when its value will be used in the future of any dynamic execution. Statically, liveness can be approximated by following paths backwards on the control-flow graph, connecting the uses of a given variable to its definitions—or, in the case of SSA forms, to its unique definition. The variable is said to be *live* at all program points along these paths. For a CFG node *q*,

irreducible CFG live-range upward exposed use liveness

9.2 Data-flow approaches

representing an instruction or a basic block, a variable v is *live-in* at q if there is a path, not containing the definition of v, from q to a node where v is used (including q itself). It is *live-out* at q if it is live-in at some successor of q.

The computation of live-in and live-out sets at the entry and the exit of basic blocks is usually termed *liveness analysis*. It is indeed sufficient to consider only these sets at basic block boundaries since liveness within a basic block is trivial to recompute from its live-out set with a backward traversal of the block (whenever the definition of a variable is encountered, it is pruned from the live-out set). *Live-ranges* are closely related to liveness. Instead of associating program points with sets of live variables, the live-range of a variable specifies the set of program points where that variable is live. Live-ranges of programs under strict SSA form exhibit certain useful properties (see Chapter 2), some of which can be exploited for register allocation (see Chapter 22).

The special behavior of ϕ -functions often causes confusion on where exactly its operands are actually used and defined. For a regular operation, variables are used and defined where the operation takes place. However, the semantics of ϕ -functions (and in particular the actual place of ϕ -uses) should be defined carefully, especially when dealing with SSA destruction. In algorithms for SSA destruction (see Chapter 21), a use in a ϕ -function is considered live somewhere inside the corresponding predecessor block, but, depending on the algorithm and, in particular, the way copies are inserted, it may or may not be considered as live-out for that predecessor block. Similarly, the definition of a ϕ -function is always considered to be at the beginning of the block, but, depending on the algorithm, it may or may not be marked as live-in for the block. To make the description of algorithms easier, we follow the same definition as the one used in Chapter 21, Section 21.2: For a ϕ -function $a_0 = \phi(a_1, \ldots, a_n)$ in block B_0 , where a_i comes from block B_i :

- Its definition-operand is considered to be at the entry of *B*₀, in other words variable *a*₀ is live-in of *B*₀;
- Its use-operands are at the exit of the corresponding predecessor basic blocks, in other words, variable a_i is live-out of basic block B_i.

This corresponds to placing a copy $a_0 \leftarrow a_i$ on each edge from B_i to B_0 . The data-flow equations given hereafter and the presented algorithms follow the same semantics. They require minor modifications when other ϕ -semantics are desired.

9.2 Data-flow approaches

A well-known and frequently used approach to compute the live-in and live-out sets of basic blocks is backward data-flow analysis^{*} (see Chapter 8, Section 8.1). The liveness sets are given by a set of equations that relate *upward-exposed* uses^{*} and definitions to live-in and live-out sets. We say a use is *upward-exposed* in

live-in live-out live-range liveness! ϕ -function ϕ -function, as multiplexer definitions, of ϕ -functions uses, of ϕ -functions backward analysis upward exposed use

9 Liveness — (B. Boissinot, F. Rastello)

reducible CFG live-in

a block when there is no local definition preceding it, i.e., the live-range "escapes" the block at the top.

The sets of upward-exposed uses and definitions do not change during liveness analysis and can thus be pre-computed. In the following equations, we denote PhiDefs(*B*) the variables defined by ϕ -functions at the entry of block *B*, and PhiUses(*B*) the set of variables used in a ϕ -function at the entry of a successor of the block *B*.

 $LiveIn(B) = PhiDefs(B) \cup UpwardExposed(B) \cup (LiveOut(B) \setminus Defs(B))$ $LiveOut(B) = \bigcup_{S \in succs(B)} (LiveIn(S) \setminus PhiDefs(S)) \cup PhiUses(B)$

Informally, the live-in of block *B* are the variables defined in the ϕ -functions of *B*, those used in *B* (and not defined in *B*), and those which are just "passing through." On the other hand, the live-out are those that must be live for a successor *S*, i.e., either live-in of *S* (but not defined in a ϕ -function of *S*) or used in a ϕ -function of *S*.

9.2.1 Liveness sets on reducible graphs

Instead of computing a fixed point, we show that liveness information can be derived in two passes over the control-flow graph. The first version of the algorithm requires the CFG to be reducible^{*}. We then show that arbitrary control-flow graphs can be handled elegantly and with no additional cost, except for a cheap pre-processing step on the loop nesting forest.

The key properties of live-ranges under strict SSA form on a reducible CFG that we exploit for this purpose can be outlined as follow:

- Let *q* be a CFG node that does not contain the definition *d* of a variable, and *h* be the header of the maximal loop containing *q* but not *d*. If such a maximal loop does not exist, then let *h* = *q*.
 - The variable is live-in at q if and only if there exists a forward path from h to a use of the variable without going through the definition d.
- 2. If a variable is live-in at the header of a loop then it is live at all nodes inside the loop.

As an example, consider the code of Figure 9.1. For q = 6, the header of the largest loop containing 6 but not the definition d in 3 is h = 5. As there exists a forward path (down edges) from 3 to 5, variable v is live-in at 5. It is thus also live in all nodes inside the loop, in particular in node 6. On the other hand, for q = 7, the largest "loop" containing 7 but not 3 is 7 itself. As there is no forward path from 7 to any use (node 5), v is not live-in of 7 (note that v is not live-in of 2 either).

9.2 Data-flow approaches




Fig. 9.1 An example of a reducible CFG. Forward CFG is represented using full edges; back-edges are thickened. Backward pass on forward CFG sets *v* as live-in of node 5, but not of node 2. Forward pass on loop nesting forest then sets *v* as live at node 6 but not at node 7.

Those two properties pave the way for describing the two steps that make up our liveness set algorithm:

- 1. A backward pass propagates partial liveness information upwards using a post-order traversal of the forward-CFG;
- 2. The partial liveness sets are then refined by traversing the loop nesting forest, propagating liveness from loop-headers down to all basic blocks within loops.

Algorithm 9.1 shows the necessary initialization and the high-level structure to compute liveness in two passes.

 foreach basic block <i>B</i> do mark <i>B</i> as unprocessed 	
 a DAG_DFS(r) 4 foreach root node L of the loop nesting forest do 5 LoopTree_DFS(L) 	\triangleright <i>r</i> is the CFG root node

The post-order traversal is shown in Algorithm 9.2, which performs a simple depth-first search and gives partial liveness sets to every basic block of the CFG. The algorithm roughly corresponds to the pre-computation step of the traditional iterative data-flow analysis; However, back-edges are not considered during the traversal. Recalling the definition of liveness for ϕ -functions, PhiUses(*B*) denotes the set of variables live-out of basic block *B* due to uses by ϕ -functions

forward control flow graph back-edge

in successors of *B*. Similarly, PhiDefs(*B*) denotes the set of variables defined by a ϕ -function in *B*.

Al	Algorithm 9.2: Partial liveness, with post-order traversal.		
1 F	1 Function <i>DAG_DFS(block B)</i>		
2	foreach $S \in \text{succs}(B)$ such that (B, S) is not a back-edge do		
3	if <i>S</i> is unprocessed then DAG_DFS(<i>S</i>)		
4	$Live \leftarrow PhiUses(B)$		
5	foreach $S \in \text{succs}(B)$ such that (B, S) is not a back-edge do		
6	$ Live \leftarrow Live \cup (LiveIn(S) \setminus PhiDefs(S)) $		
7	$LiveOut(B) \leftarrow Live$		
8	foreach program point <i>p</i> in <i>B</i> , backwards, do		
9	remove variables defined at <i>p</i> from <i>Live</i>		
10	add uses at <i>p</i> to <i>Live</i>		
11	$\text{LiveIn}(B) \leftarrow \text{Live} \cup \text{PhiDefs}(B)$		
12	mark <i>B</i> as processed		

The next phase, which traverses the loop nesting forest, is shown in Algorithm 9.3. The live-in and live-out sets of all basic blocks within a loop are unified with the liveness sets of its loop-header.

Alg	Algorithm 9.3: Propagate live variables within loop bodies.		
ı F	1 Function LoopTree_DFS(node N of the loop nesting forest)		
2	if N is a loop node then		
3	$B_N \leftarrow \operatorname{Block}(N)$	\triangleright The loop-header of N	
4	$LiveLoop \leftarrow LiveIn(B_N) \setminus PhiDefs(B_N)$		
5	foreach $M \in \text{Children}(N)$ do		
6	$B_M \leftarrow \operatorname{Block}(M)$	▷ Loop-header or block	
7	$\text{LiveIn}(B_M) \leftarrow \text{LiveIn}(B_M) \cup \text{LiveLoop}$		
8	$LiveOut(B_M) \leftarrow LiveOut(B_M) \cup LiveLoop$		
9	LoopTree_DFS(M)		

Example 1. The CFG of Figure 9.2a is a pathological case for iterative data-flow analysis. The pre-computation phase does not mark variable *a* as live throughout the two loops. An iteration is required for every loop nesting level until the final solution is computed. In our algorithm, after the CFG traversal, the traversal of the loop nesting forest (Figure 9.2b) propagates the missing liveness information from the loop-header of loop L_2 down to all blocks within the loop's body and all inner loops, i.e., blocks 3 and 4 of L_3 .

9.2.1.1 Correctness

The first pass propagates the liveness sets using a post-order traversal of the forward CFG, G_{fwd} , obtained by removing all back-edges from the CFG *G*. The




Fig. 9.2 Bad case for iterative data-flow analysis.

first two lemmas show that this pass correctly propagates liveness information to the loop-headers of the original CFG.

Lemma 1. Let G be a reducible CFG, v an SSA variable, and d its definition. If L is a maximal loop not containing d, then v is live-in at the loop-header h of L iff there is a path in G_{fwd} (i.e., back-edge free) from h to a use of v that does not go through d.

Lemma 2. Let G be a reducible CFG, v an SSA variable, and d its definition. Let p be a node of G such that all loops containing p also contain d. Then v is live-in at p iff there is a path in G_{fwd} , from p to a use of v that does not go through d.

Pointers to formal proofs are provided in the last section of this chapter. The important property used in the proof is the dominance property that enforces the full live-range of a variable to be dominated by its definition d. As a consequence, any back-edge part of the live-range is dominated by d, and the associated loop cannot contain d.

Algorithm 9.2, which propagates liveness information along the DAG G_{fwd} , can only mark variables as live-in that are indeed live-in. Furthermore, if, after this propagation, a variable v is missing in the live-in set of a CFG node p, Lemma 2 shows that p belongs to a loop that does not contain the definition of v. Let L be such a maximal loop. According to Lemma 1, v is correctly marked as live-in at the header of L. The next lemma shows that the second pass of the algorithm (Algorithm 9.3) correctly adds variables to the live-in and live-out sets where they are missing.

Lemma 3. Let *G* be a reducible CFG, *L* a loop, and *v* an SSA variable. If *v* is live-in at the loop-header of *L*, it is live-in and live-out at every CFG node in *L*.

The intuition is straightforward: a loop is a strongly connected component, and because *d* is live-in of *L*, *d* cannot be part of *L*.

9.2.2 Liveness sets on irreducible flow graphs

The algorithms based on loops described above are only valid for reducible graphs. We can derive an algorithm that works for irreducible graphs as well as follows: transform the irreducible graph to a reducible graph, such that the liveness in both graphs is *equivalent*. First of all we would like to stress two points:

- 1. We do not impose the transformed graph to be *semantically equivalent* to the original one, only isomorphism of liveness is required.
- 2. We do not actually modify the graph in practice, but Algorithm 9.2 can be changed to simulate the modification of some edges on the fly.

There exists loop nesting forest representations with possibly multiple headers per irreducible loop. For the sake of clarity (and simplicity of implementation), we consider a representation where each loop has a unique entry node as header. In this case, the transformation simply relies in redirecting any edge $s \rightarrow t$ arriving in the middle of a loop to the header of the outermost loop (if it exists) that contains *t* but not *s*. The example of Figure 9.3 illustrates this transformation, with the modified edge highlighted. Considering the associated loop nesting forest (with nodes 2, 5, and 8 as loop headers), edge $9 \rightarrow 6$ is redirected to node 5.

Obviously the transformed code does not have the same semantics than the original one. But, because a loop is a strongly connected component, dominance relationship is unchanged. As an example, the immediate dominator of node 5 is 3, both in the original and transformed CFG. For this reason, any variable live-in of loop L_5 —thus live everywhere in the loop—will be live on any path from 3 to the loop. Redirecting an incoming edge to another node of the loop—in particular, the header—does not change this behavior.

To avoid building this transformed graph explicitly, an elegant alternative is to modify the CFG traversal in Algorithm 9.2. Whenever an entry-edge $s \rightarrow t$ is encountered during the traversal, instead of visiting t, we visit the header of the largest loop containing t and not s. This header node is nothing else than the highest ancestor of t in the loop nesting forest that is not an ancestor of s. We represent such as node as t.OLE(s) (for "Outermost Loop Excluding"). As an example in Figure 9.3, considering edge $9 \rightarrow 6$, the highest ancestor of 6 not an ancestor of 9 is $9.OLE(6) = L_5$. Overall, the transformation amounts to replacing all occurrences of S by S.OLE(B) at Lines 3 and 6 of Algorithm 9.2, which allows it to handle irreducible control-flow graphs.

9.2.3 Computing the outermost excluding loop (OLE)

Our approach involves potentially many outermost excluding loop queries, especially for the liveness check algorithm as developed further. An efficient implementation of *OLE*^{*i*} is required. The technique proposed here and shown in Algorithm 9.5 is to pre-compute the set of ancestors from the loop-tree for ev-

120

irreducible 9.2.2 reducible CFG entry node outermost loop excluding outermost excluding loop/OLE





Fig. 9.3 A reducible CFG derived from an irreducible CFG, using the loop nesting forest. The transformation redirects edges arriving inside a loop to the loop header (here $9 \rightarrow 6$ into $9 \rightarrow 5$).

ery node. A simple set operation can then find the node we are looking for: the ancestors of the definition node are removed from the ancestors of the query point. From the remaining ancestors, we pick the shallowest. Using bitsets for encoding the set of ancestors of a given node, indexed with a topological order of the loop tree, this operations are easily implemented. The removal is a bit inversion followed by a bitwise "and" operation, and the shallowest node is found by searching for the first set bit in the bitset. Since the number of loops (and thus the number loop-headers) is rather small, the bitsets are themselves small as well and this optimization does not result in much wasted space.

Consider a topological indexing of loop-headers: n.LTindex (n being a loop-header) or reciprocally i.node (i being an index). For each node, we associate a bitset (indexed by loop-headers) of all its ancestors in the loop tree: n.ancestors. This can be computed using any topological traversal of the loop-tree by a call of DFS_COMPUTE_ANCESTORS(L_r). Notice that some compiler intermediate representations sometimes consider L_r as a loop header. Considering so in DFS_COMPUTE_ANCESTORS will not spoil the behavior of *OLE*.

Using this information, finding the outermost excluding loop can be done by simple bitset operations as in Algorithm 9.5.

Example 2. Consider the example of Figure 9.3c again and suppose the loops L_2 , L_8 , and L_5 are respectively indexed 0,1, and 2. Using big-endian notations for bitsets, Algorithm 9.4 would give binary labels 110 to node 9 and 101 to



5 return nCA.bitset_leading_set.node 6

else

node 6. The outermost loop containing 6 but not 9 is given by the leading bit of $101 \land \neg 110 = 001$, i.e., L_5 .

9.3 Liveness check using loop nesting forest and forward reachability

In contrast to liveness sets, liveness check does not provide the set of variables live at a block, but provides a query system to answer questions such as "is variable v live at location q?" Such a framework is well suited for tree-scan based register allocation^{*} (see Chapter 22), SSA destruction^{*} (see Chapter 21), or Hyperblock scheduling (see Chapter 18). Most register-pressure aware algorithms such as code-motion are not designed to take advantage of liveness a check query system and still require sets. This query system can obviously be built on top of pre-computed liveness sets. Queries in O(1) are possible, at least for basic block boundaries, providing the use of sparsesets or bitsets to allow for efficient element-wise queries. If sets are only stored at basic block boundaries, to allow a query system at instruction granularity, it is possible to use the list of uses of variables or backward scans. Constant time worst case complexity is lost in this scenario and liveness sets that have to be incrementally updated at each (even minor) code transformation can be avoided and replaced by less memory consuming data structures that only depend on the CFG.

In the following, we consider the live-in query of variable *a* at node *q*. To avoid notational overhead, let *a* be defined in the CFG node d = def(a) and let $u \in uses(a)$ be a node where *a* is used. Suppose that *q* is strictly dominated by *d* (otherwise *v* cannot be live at *q*). Lemmas 1, 2, and 3 stated in Section 9.2.1.1 can be rephrased as follow:

- 1. Let *h* be the header of the maximal loop containing *q* but not *d*. Let *h* be *q* if such maximal loop does not exist. Then *v* is live-in at *h* if and only if there exists a forward path that goes from *h* to *u*.
- 2. If *v* is live-in at the header of a loop then it is live at any node inside the loop.

In other words, v is live-in at q if and only if there exists a forward path from h to u where h is, if it exists, the header of the maximal loop containing q but not d, and q itself otherwise. Given the forward control-flow graph and the loop nesting forest, finding out if a variable is live at some program point can be done in two steps. First, if there exists a loop containing the program point q and not the definition, pick the header of the biggest such loop instead as the query point. Then check for reachability from q to any use of the variable in the forward CFG. As explained in Section 9.2.2, for irreducible CFG, the *modified forward CFG* that redirects any edge $s \rightarrow t$ to the loop header of the outermost loop containing t but excluding s (t.OLE(s)), has to be used instead. Correctness is proved from the theorems used for liveness sets.

Algorithm 9.6 puts a little bit more efforts onto the table to provide a query system at instructions granularity. If q is in the same basic block than d (lines 8-13), then v is live at q if and only if there is a use outside the basic block, or inside but after q. If h is a loop-header then v is live at q if and only if a use is forward reachable from h (lines 19-20). Otherwise, if the use is in the same basic block than q it must be after q to bring the variable live at q (lines 17-18). In this pseudo-code, upper cases are used for basic blocks while lower case are used for program points at instructions granularity. "def(a)" is an operand. "uses(a)" is a set of operands. "basicBlock(u)" returns the basic block containing the operand u. Given the semantics of the ϕ -function instruction, the basic block returned by this function for a ϕ -function operand can be different from the block where the instruction textually occurs. Also, "u.order" provides the corresponding (increasing) ordering in the basic block. For a ϕ -function operand, the ordering number might be greater than the maximum ordering of the basic block if the semantics of the ϕ -function places the uses on outgoing edges of the predecessor block. Q.OLE(D) corresponds to Algorithm 9.5 given in Section 9.2.3. forwardReachable(H, U), which tells if U is reachable in the modified forward CFG, will be described later.

The live-out check algorithm, given by Algorithm 9.7 only differs from Live-in check in lines 5, 11, and 17 that involve ordering comparisons. In line 5, if q is equal to d it cannot be live-in while it might be live-out; in lines 11 and 17 if q is at a use point it makes it live-in but not necessarily live-out.

foward control flow graph, modified

Algorithm 9.6: Live-In Check.

1	Function IsLiveIn(programPoint q, var a)
2	$d \leftarrow def(a)$
3	$D \leftarrow \text{basicBlock}(d)$
4	$Q \leftarrow \text{basicBlock}(q)$
5	if not $(D \text{ sdom } Q \text{ or } (D = Q \text{ and } \operatorname{order}(d) < \operatorname{order}(q)))$ then
6	return false
7	if $Q = D$ then
8	foreach <i>u</i> in <i>uses</i> (<i>a</i>) do
9	$U \leftarrow \text{basicBlock}(u)$
10	if $U \neq D$ or order $(q) \leq $ order (u) then
11	return <i>true</i>
12	return false
13	$H \leftarrow Q.OLE(D)$
14	foreach <i>u</i> in <i>uses(a)</i> do
15	$U \leftarrow \text{basicBlock}(u)$
16	if (not isLoopHeader(H)) and $U = Q$ and order(u) < order(q) then
17	continue
18	if forwardReachable (H, U) then
19	return true
20	return false

Algorithm 9.7: Live-Out Check.

1 F	Function IsLiveOut(programPoint q, var a)	
2	$d \leftarrow def(a)$	
3	$D \leftarrow \text{basicBlock}(d)$	
4	$Q \leftarrow \text{basicBlock}(q)$	
5	if not $(D \text{ sdom } Q \text{ or } (D = Q \text{ and } \text{ order}(d) \leq \text{ order}(q)))$ then	
6	return false \triangleright q must be dominated by the definition	
7	if $Q = D$ then	
8	foreach u in uses(a) do	
9	$U \leftarrow \text{basicBlock}(u)$	
10	if $U \neq D$ or order $(q) < $ order (u) then	
11	return true	
12	return false	
13	$H \leftarrow Q.OLE(D)$	
14	foreach u in $uses(a)$ do	
15	$U \leftarrow \text{basicBlock}(u)$	
16	if (not isLoopHeader(H)) and $U = Q$ and order(u) \leq order(q) then	
17	continue	
18	if forwardReachable (H, U) then	
19	return true	
20	return false	

9.3.1 Computing the modified-forward reachability

The liveness check query system relies on pre-computations for efficient *OLE* and forwardReachable queries. The outermost excluding loop is identical to the one used for liveness set. We explain how to compute the modified-forward reachability here (i.e., forward-reachability on transformed CFG to handle irreducibility). In practice we do not build explicitly the modified-forward graph. To compute efficiently the modified-forward reachability we simply need to traverse the modified-forward graph in a reverse topological order. A post-order initiated by a call to the recursive function DFS_Compute_forwardReachable(r) (Algorithm 9.8) will do the job. Bitsets can be used to efficiently implement sets of basic blocks. Once forward reachability has been pre-computed this way, forwardReachable(H, U) returns true if and only if $U \in H$.forwardReachable.

Algorithm 9.8: Computation of modified-forward reachability using a traversal along a reverse topological order.

1 F	unction DFS_Compute_forwardReachable(block N)	
2	$N.$ forwardReachable $\leftarrow \emptyset$	
3	N.forwardReachable.add (N)	
4	foreach $S \in \text{succs}(N)$ if (N, S) is not a back-edge do	
5	$H \leftarrow S.OLE(N)$	
6	if <i>H</i> .forwardReachable = \perp then	
7	DFS_Compute_forwardReachable(H)	
8	$N.$ forwardReachable $\leftarrow N.$ forwardReachable $\cup H.$ forwardReachable	

9.4 Liveness sets using path exploration

Another maybe more intuitive way of calculating liveness sets is closely related to the definition of the live-range of a given variable. As recalled earlier, a variable is live at a program point p, if p belongs to a path of the CFG leading from a definition of that variable to one of its uses without passing through the definition. Therefore, the live-range of a variable can be computed using a backward traversal starting at its uses and stopping when reaching its (unique) definition.

Actual implementation of this idea could be done in several ways. In particular the order along which use operands are processed, in addition to the way liveness sets are represented, can substantially impact the performance. The one we choose to develop here allows to use a simple stack-like set representation which avoids any expensive set-insertion operations and set-membership tests. The idea is to process use operands variable per variable. In other words the def-use chains

processing of different variables is not intermixed, i.e., the processing of one variable is completed before the processing of another variable begins.

Depending on the particular compiler framework, a preprocessing step that performs a full traversal of the program (i.e., the instructions) might be required in order to derive the def-use chains for all variables, i.e., a list of all uses for each SSA-variable. The traversal of the variable list and processing of its uses thanks to def-use chains is depicted in Algorithm 9.9.

Note that, in strict SSA form, in a given block, no use can appear before a definition. Thus, if *v* is live-out or used in a block *B*, it is live-in iff it is not defined in *B*. This leads to the code of Algorithm 9.10 for path exploration.

Alg	Algorithm 9.9: Compute liveness sets per variable using def-use chains.		
ı F	1 Function Compute_LiveSets_SSA_ByVar(CFG)		
2	foreach variable <i>v</i> do		
3	foreach block <i>B</i> where <i>v</i> is used do		
4	if $v \in PhiUses(B)$ then	\triangleright Used in the ϕ of a successor block	
5	$ LiveOut(B) = LiveOut(B) \cup \{v\} $		
6	Up_and_Mark(B, v)		

Algorithm 9.10: Optimized path exploration using a stack-like data struc-		
tuı	re.	
1 F	unction <i>Up_and_Mark_Stack(B, v)</i>	
2	if def(v) \in <i>B</i> (ϕ excluded) then return	▷ Killed in the block, stop
3	if top(LiveIn(B)) = v then return	Propagation already done, stop
4	push(LiveIn(B), v)	
5	if $v \in \text{PhiDefs}(B)$ then return	\triangleright Do not propagate ϕ definitions
6	foreach $P \in CFG_preds(B)$ do	▷ Propagate backwards
7	if top(LiveOut(P)) $\neq v$ then	
8	\lfloor push(LiveOut(P), v)	
9	Up_and_Mark_Stack(P, v)	

9.5 Further readings

Liveness information is usually computed with iterative data-flow analysis, which goes back to Kildall [174]. The algorithms are, however, not specialized to the computation of liveness sets and overhead may incur. Several strategies are pos-

9.5 Further readings

sible, leading to different worst-case complexities and performance in practice. Round-robin algorithms propagate information according to a fixed block ordering derived from a depth-first spanning tree and iterate until it stabilizes. The complexity of this scheme was analyzed by Kam et al. [164]. Node listing algorithms specifies, a priori, the overall sequence of nodes, where repetitions are allowed, along which data-flow equations are applied. Kennedy [169] devises for structured flow graphs, node listings of size 2|V|, with |V| the number of controlflow nodes, and mentions the existence of node listings of size $O(|V|\log(|V|))$ for reducible flow graphs. Worklist algorithms focus on blocks that may need to be updated because the liveness sets of their successors (for backward problems) changed. Empirical results by Cooper et al. [86] indicate that the order in which basic blocks are processed is critical and directly impacts the number of iterations. They showed that, in practice, a mixed solution called "single stack worklist" and based on a worklist initialized with a round-robin order is the most efficient for liveness analysis.

Alternative ways to solve data-flow problems belong to the family of elimination-based algorithms [261]. Through recursive reductions of the CFG, variables of the data-flow system are successively eliminated and equations are reduced until the CFG reduces to a single node. The best, but unpractical, worst case complexity elimination algorithm has an almost-linear complexity $O(|E|\alpha(|E|))$. It requires the CFG (resp. the reverse CFG) to be reducible for a forward (resp. backward) analysis. For non-reducible flow-graphs, none of the existing approaches can guarantee a worst case complexity better than $O(|E|^3)$. In practice, irreducible CFGs are rare, but liveness analysis is a backward data-flow problem, which frequently leads to irreducible reverse CFGs.

Gerlek et al. [131] use so-called λ -operators to collect upward exposed uses at control-flow split points. Precisely, the λ -operators are placed at the iterated dominance frontiers, computed on the reverse CFG, of the set of uses of a variable. These λ -operators and the other uses of variables are chained together and liveness is efficiently computed on this graph representation. The technique of Gerlek et al. can be considered as a precursor of the live variable analysis based on the Static Single Information (SSI) form conjectured by Singer [271] and revisited by Boissinot et al. [40]. In both cases, insertion of pseudo-instructions guarantee that any definition is post-dominated by a use.

Another approach to compute liveness was proposed by Appel [12]. Instead of computing the liveness information for all variables at the same time, variables are handled individually by exploring paths in the CFG starting from variable uses. Using logic programming, McAllester [205] presented an equivalent approach to show that liveness analysis can be performed in time proportional to the number of instructions and variables. However, his theoretical analysis is limited to a restricted input language with simple conditional branches and instructions. A more generalized analysis is given in Chapter 2 of the habilitation thesis of Rastello [248], both in terms of theoretical complexity and of practical evaluation (Section 9.4 describes path-exploration technique restricted to SSA programs).

least common ancestor

The loop nesting forest considered in this chapter corresponds to the one obtained using Havlak's algorithm [147]. A more generalized definition exists and correspond to the *minimal* loop nesting forest as defined by Ramalingam [245]. The handling of any minimal loop nesting forest is also detailed in Chapter 2 of[248].

Handling of irreducible CFG can be done through CFG transformations such as node splitting [155, 2]. Such a transformation can lead to an exponential growth in the number of nodes. Ramalingam [245] proposed a transformation (different than the one presented here but also without any exponential growth) that only maintains dominance property (not the full semantic).

Finding the maximal loop not containing a node *s* but containing a node *t* (*OLE*) is a problem similar to finding the least common ancestor^{*}(LCA) of the two nodes *s* and *t* in the rooted loop-nested forest: the loop in question is the only direct child of LCA(*s*, *t*), ancestor of *t*. As described in [27], an LCA query can be reduced to a Range Minimum Query (RMQ) problem that can itself be answered in O(1), with a pre-computation of O(n). Adaptation of LCA to provide an efficient algorithm for *OLE* queries is detailed in Chapter 2 of [248].

This Chapter is a short version of Chapter 2 of [248] that among other details contains formal proofs and handling of different ϕ -function semantics. Sparsesets are described by Cooper and Torczon [89].

induction variable recognition reducible loop

CHAPTER 10

Loop Tree and Induction VariablesS. PopA. Cohen

This chapter presents an extension of the SSA under which the extraction of the reducible loop tree can be done only on the SSA graph itself. This extension also captures reducible loops in the CFG. This chapter first illustrates this property then shows its usefulness through the problem of induction variable recognition.

.....

10.1 Part of the CFG and loop tree can be exposed from the SSA

During the construction of the SSA representation based on a CFG representation, a large part of the CFG information is translated into the SSA representation. As the construction of the SSA has precise rules to place the ϕ -nodes in special points of the CFG (i.e., at the merge of control-flow branches), by identifying patterns of uses and definitions, it is possible to expose a part of the CFG structure from the SSA representation.


Furthermore, it is possible to identify higher level constructs inherent to the CFG representation, such as strongly connected components of basic blocks (or reducible loops), based only on the patterns of the SSA definitions and uses. The induction variable analysis presented in this chapter is based on the detection of self references in the SSA representation and on its characterization.

This first section shows that the classical SSA representation is not enough to represent the semantics of the original program. We will see the minimal amount of information that has to be added to the classical SSA representation in order to represent the loop information: similar to the ϕ_{exit} -function used in the Gated SSA presented in Chapter 14, the loop closed SSA form adds an extra variable at the end of a loop for each variable defined in a loop and used after the loop.

10.1.1 An SSA representation without the CFG

In the classic definition of the SSA, the CFG provides the skeleton of the program: basic blocks contain assignment statements defining SSA variable names, and the basic blocks with multiple predecessors contain ϕ -nodes. Let us look at what happens when, starting from a classic SSA representation, we remove the CFG.

In order to remove the CFG, imagine a pretty printer function that dumps only the arithmetic instructions of each basic-blocks and skips the control instructions of an imperative program by traversing the CFG structure in any order. Does the representation, obtained from this pretty printer, contains enough information to enable us to compute the same thing as the original program? ¹ Let us see what happens with an example in its CFG based SSA representation:



After removing the CFG structure, listing the definitions in an arbitrary order, we could obtain this:

return c $b \leftarrow \dots$ $c \leftarrow a + b$	⊳ some computation independent of a
$\begin{array}{c} c \leftarrow a + b \\ a \leftarrow \dots \end{array}$	⊳ some computation independent of b

And this SSA code is enough, in the absence of side effects, to recover an order of computation that leads to the same result as in the original program. For example, the evaluation of this sequence of statements would produce the same result:

<i>b</i> ←	⊳ some computation independent of a
$a \leftarrow \dots$	some computation independent of b
$c \leftarrow a + b$	
return c	

¹ To simplify the discussion, we consider the original program to be free of side effect instructions.


130

_

10.1 Part of the CFG and loop tree can be exposed from the SSA

10.1.2 Natural loop structures on the SSA

We will now see how to represent the natural loops in the SSA form by systematically adding extra ϕ -nodes at the end of loops, together with extra information about the loop exit predicate. Supposing that the original program contains a loop:



Pretty printing, with a random order traversal, we could obtain this SSA code:

 $x \leftarrow 3$ return k $i \leftarrow \phi(x, j)$ $k \leftarrow \phi(i)$ $j \leftarrow i + 1$

We can remark that some information is lost in this pretty printing: the exit condition of the loop have been lost. We will have to record this information in the extension of the SSA representation. However, the loop structure still appears through the cyclic definition of the induction variable *i*. To expose it, we can rewrite this SSA code using simple substitutions, as:

```
i \leftarrow \phi(3, i+1)
k \leftarrow \phi(i)
return k
```

Thus, we have the definition of the SSA name *i* defined in function of itself. This pattern is characteristic of the existence of a loop. We can remark that there are two kinds of ϕ -nodes used in this example:

• **loop**- ϕ **nodes** " $i = \phi(x, j)$ " (also denoted $i = \phi_{entry}(x, j)$ as in Chapter 14) have an argument that contains a self reference j and an invariant argument x: here the defining expression "j = i + 1" contains a reference to the same

131

 ϕ_{entry} -node

 ϕ_{exit} -node

loop- ϕ definition *i*, while *x* (here 3) is not part of the circuit of dependencies that involves *i* and *j*. Note that it is possible to define a canonical SSA form by limiting the number of arguments of loop- ϕ nodes to two.

• **close**- ϕ **nodes** " $k = \phi_{exit}(i)$ " (also denoted $k = \phi_{exit}(i)$ as in Chapter 14) capture the last value of a name defined in a loop. Names defined in a loop can only be used within that loop or in the arguments of a close- ϕ node (that is "closing" the set of uses of the names defined in that loop). In a canonical SSA form it is possible to limit the number of arguments of close- ϕ nodes to one.

10.1.3 Improving the SSA pretty printer for loops

As we have seen in the above example, the exit condition of the loop disappeared during the basic pretty printing of the SSA. To capture the semantics of the computation of the loop, we have to specify in the close- ϕ node, when we exit the loop so as to be able to derive which value will be available in the end of the loop. With our extension that adds the loop exit condition to the syntax of the close- ϕ , the SSA pretty printing of the above example would be:

 $x \leftarrow 3$ $i \leftarrow \phi_{entry}(x, j)$ $j \leftarrow i + 1$ $k \leftarrow \phi_{exit}(i \ge N, i)$ return k

So *k* is defined as the "first value" of *i* satisfying the loop exit condition, " $i \ge N$ ". In the case of finite loops, this is well defined as being the first element satisfying the loop exit condition of the sequence defined by the corresponding loop- ϕ node.

In the following, we will look at an algorithm that translates the SSA representation into a representation of polynomial functions, describing the sequence of values that SSA names take during the execution of a loop. The algorithm is restricted to the loops that are reducible. All such loops are labeled. Note that irreducible control flow is not forbidden: only the loops carrying self-definitions must be reducible.

10.2 Analysis of Induction Variables

The purpose of the induction variables analysis is to provide a characterization of the sequences of values taken by a variable during the execution of a loop. This characterization can be an exact function of the canonical induction variable of the loop (i.e., a loop counter that starts at zero with a step of one for each iteration

10.2 Analysis of Induction Variables

of the loop) or an approximation of the values taken during the execution of the loop represented by values in an abstract domain. In this section, we will see a possible characterization of induction variables in terms of sequences. The domain of sequences will be represented by *chains of recurrences*: as an example, a canonical induction variable with an initial value 0 and a stride 1 that would occur in the loop with label *x* will be represented by the chain of recurrence $\{0, +, 1\}_x$.

10.2.1 Stride detection

The first phase of the induction variables analysis is the detection of the strongly connected components of the SSA. This can be performed by traversing the use-def SSA chains and detecting that some definitions are visited twice. For a self referring use-def chain, it is possible to derive the step of the corresponding induction variable as the overall effect of one iteration of the loop on the value of the loop- ϕ node. When the step of an induction variable depends on another cyclic definition, one has to further analyze the inner cycle. The analysis of the induction variable ends when all the inner cyclic definitions used for the computation of the step are analyzed. Note that it is possible to characterize with the chains of recurrences. This is precisely the case of the following example that shows two inter-dependent circuits, the first that involves *a* and *b* with step *c* + 2, and the second that involves *c* and *d* with step *a* + 2. This leads to an endless loop, which must be detected.

$a \leftarrow \phi_{entry}(0, b)$
$c \leftarrow \phi_{entry}(1, d)$
$b \leftarrow c + 2$
$d \leftarrow a + 3$

$a \leftarrow 3$ *a*,←3 $a \leftarrow 3$ $a \leftarrow 3$ $b \leftarrow 1$ $b \leftarrow 1$ $b \leftarrow 1$ $b \leftarrow 1$ while ... do while ... do while ... do while ... do $c \leftarrow \phi(a, f)$ $c \leftarrow \phi(a, f)$ $\phi(a, f$ $\phi(a, f$ C $d \leftarrow \phi(b,g)$ $\phi(b,g)$ $\phi(b,g)$ $\phi(b,g)$ $e \leftarrow d + 7$ d+7a + 7 $\lambda + 7$ -e+cet C $g \leftarrow d + 5$ $g \leftarrow d + 5$ d + 5d+5g g (a) Init. condition edge (b) Searching for c (c) Backtrack, found c (d) Cyclic chain

Warning: Low quality figure! Please compile with tikz.

Fig. 10.1 Detection of the cyclic definition using a depth first search traversal of the use-def chains.

133

chain of recurrences use-def chain TODO: Missing figure ! Please compile with tikz.

Let us now look at an example, presented in Figure 10.1, to see how the stride detection works. The arguments of a ϕ -node are analyzed to determine whether they contain self references or if they are pointing towards the initial value of the induction variable. In this example, (a) represents the use-def edge that points towards the invariant definition. When the argument to be analyzed points towards a longer use-def chain, the full chain is traversed, as shown in (b), until a phi node is reached. In this example, the phi node that is reached in (b) is different to the phi node from which the analysis started, and so in (c) a search starts over the uses that have not yet been analyzed. When the original phi node is found, as in (c), the cyclic def-use chain provides the step of the induction variable: in this example, the step is "+e". Knowing the symbolic expression for the step of the induction variable may not be enough, as we will see next, one has to instantiate all the symbols ("e" in the current example) defined in the varying loop to precisely characterize the induction variable.

10.2.2 Translation to chains of recurrences

Once the def-use circuit and its corresponding overall loop update expression have been identified, it is possible to translate the sequence of values of the induction variable to a chain of recurrence. The syntax of a polynomial chain of recurrence is: {*base*, +, *step*}_x, where *base* and *step* may be arbitrary expressions or constants, and x is the loop to which the sequence is associated. As a chain of recurrence represents the sequence of values taken by a variable during the execution of a loop, the associated expression of a chain of recurrence is given by {*base*, +, *step*}_x(ℓ_x) = *base* + *step* × ℓ_x , that is a function of ℓ_x , the number of times the body of loop x has been executed.

When *base* or *step* translates to sequences varying in outer loops, the resulting sequence is represented by a multivariate chain of recurrences. For example $\{\{0, +, 1\}_x, +, 2\}_y$ defines a multivariate chain of recurrence with a step of 1 in loop *x* and a step of 2 in loop *y*, where loop *y* is enclosed in loop *x*.

When *step* translates into a sequence varying in the same loop, the chain of recurrence represents a polynomial of a higher degree. For example, $\{3, +, \{8, +, 5\}_x\}_x$ represents a polynomial evolution of degree 2 in loop *x*. In this case, the chain of recurrence is also written omitting the extra braces: $\{3, +, 8, +, 5\}_x$. The semantics of a chain of recurrences is defined using the binomial coefficient $\binom{n}{p} = \frac{n!}{p!(n-p)!}$, by the equation:

$$\{c_0, +, c_1, +, c_2, +, \dots, +, c_n\}_x(\ell_x) = \sum_{p=0}^n c_p \binom{\ell_x}{p}.$$

with ℓ the iteration domain vector (the iteration loop counters for all the loops in which the chain of recurrence variates), and ℓ_x the iteration counter of loop *x*.

This semantics is very useful in the analysis of induction variables, as it makes it possible to split the analysis into two phases, with a symbolic representation as a partial intermediate result:

- 1. first, the analysis leads to an expression, where the step part "s" is left in a symbolic form, i.e., $\{c_0, +, s\}_x$;
- 2. then, by instantiating the step, i.e., $s = \{c_1, +, c_2\}_x$, the chain of recurrence is that of a higher degree polynomial, i.e., $\{c_0, +, \{c_1, +, c_2\}_x\}_x = \{c_0, +, c_1, +, c_2\}_x$.

10.2.3 Instantiation of symbols and region parameters

The last phase of the induction variable analysis consists in the instantiation (or further analysis) of symbolic expressions left from the previous phase. This includes the analysis of induction variables in outer loops, computing the last value of the counter of a preceding loop, and the propagation of closed form expressions for loop invariants defined earlier. In some cases, it becomes necessary to leave in a symbolic form every definition outside a given region, and these symbols are then called parameters of the region.

Let us look again at the example of Figure 10.1 to see how the sequence of values of the induction variable *c* is characterized with the chains of recurrences notation. The first step, after the cyclic definition is detected, is the translation of this information into a chain of recurrence: in this example, the initial value (or base of the induction variable) is *a* and the step is *e*, and so *c* is represented by a chain of recurrence $\{a, +, e\}_1$ that is varying in loop number 1. The symbols are then instantiated: *a* is trivially replaced by its definition leading to $\{3, +, e\}_1$. The analysis of *e* leads to this chain of recurrence: $\{8, +, 5\}_1$ that is then used in the chain of recurrence of *c*, $\{3, +, \{8, +, 5\}_1\}_1$ and that is equivalent to $\{3, +, 8, +, 5\}_1$, a polynomial of degree two:

$$F(\ell) = 3\binom{\ell}{0} + 8\binom{\ell}{1} + 5\binom{\ell}{2}$$
$$= \frac{5}{2}\ell^2 + \frac{11}{2}\ell + 3.$$

10.2.4 Number of iterations and computation of the end of loop value

One of the important static analyses for loops is to evaluate their trip count, i.e., the number of times the loop body is executed before the exit condition becomes true. In common cases, the loop exit condition is a comparison of an induction variable against some constant, parameter, or another induction variable. The number of iterations is then computed as the minimum solution of a polynomial inequality with integer solutions, also called a Diophantine inequality. When one or more coefficients of the Diophantine inequality are parameters, the solution is left under a parametric form. The number of iterations can also be an expression varying in an outer loop, in which case, it can be characterized using a chain of recurrence.

Consider a scalar variable varying in an outer loop with strides dependent on the value computed in an inner loop. The expression representing the number of iterations in the inner loop can then be used to express the evolution function of the scalar variable varying in the outer loop.

For example, the following code:

$x \leftarrow 0$ for $i = 0; i < N; i + +$ do	
for $j = 0; j < M; j + +$ do	\triangleright loop ₁
$\left[\begin{array}{c} x \leftarrow x+1 \end{array}\right]$	$ ightarrow loop_2$

would be written in loop closed SSA form as:

 $\begin{aligned} x_0 &\leftarrow 0\\ i \leftarrow \phi_{entry}^1(0, i+1)\\ x_1 \leftarrow \phi_{entry}^1(x_0, x_2)\\ x_4 \leftarrow \phi_{exit}^1(i < N, x_1)\\ j \leftarrow \phi_{entry}^2(0, j+1)\\ x_3 \leftarrow \phi_{entry}^2(x_1, x_3+1)\\ x_2 \leftarrow \phi_{exit}^2(j < M, x_3) \end{aligned}$

 x_3 represents the value of variable x at the end of the original imperative program. The analysis of scalar evolutions for variable x_4 would trigger the analysis of scalar evolutions for all the other variables defined in the loop closed SSA form as follows:

- first, the analysis of variable x_4 would trigger the analysis of *i*, *N* and x_1
 - the analysis of *i* leads to $i = \{0, +, 1\}_1$ i.e., the canonical loop counter l_1 of *loop*₁.
 - N is a parameter and is left under its symbolic form
 - the analysis of x_1 triggers the analysis of x_0 and x_2
 - the analysis of x_0 leads to $x_0 = 0$
 - analyzing x_2 triggers the analysis of j, M, and x_3
 - $j = \{0, +, 1\}_2$ i.e., the canonical loop counter l_2 of $loop_2$.
 - $\cdot M$ is a parameter
 - $x_3 = \phi_{entry}^2(x_1, x_3 + 1) = \{x_1, +, 1\}_2$
 - $x_2 = \phi_{entry}^2$ $(j < M, x_3)$ is then computed as the last value of x_3 after $loop_2$, i.e., it is the chain of recurrence of x_3 applied to the first iteration of $loop_2$ that does not satisfy j < M or equivalently $l_2 < M$. The corresponding Diophantine inequality $l_2 \ge M$ have minimum

10.3 Further readings

solution $l_2 = M$. So, to finish the computation of the scalar evolution of x_2 we apply M to the scalar evolution of x_3 , leading to $x_2 = \{x_1, +, 1\}_2(M) = x_1 + M;$

- the scalar evolution analysis of x_1 then leads to $x_1 = \phi_{entry}^1(x_0, x_2) = \phi_{entry}^1(x_0, x_1 + M) = \{x_0, +, M\}_1 = \{0, +, M\}_1$
- and finally the analysis of x_4 ends with $x_4 = \phi_{exit}^1 (i < N, x_1) = \{0, +, M\}_1(N) = M \times N$.

10.3 Further readings

Induction variable detection has been studied extensively in the past because of its central role in loop optimizations. Wolfe [315] designed the first SSA-based induction variable recognition technique. It abstracts the SSA graph and classifies inductions according to a wide spectrum of patterns.

When operating on a low-level intermediate representation with arbitrary gotos, detecting the natural loops is the first step in the analysis of induction variables. In general, and when operating on low-level code in particular, it is preferable to use analyses that are more robust to complex control flow that do not resort to an early classification into predefined patterns. Chains of recurrences [19, 175, 326] have been proposed to characterize the sequence of values taken by a variable during the execution of a loop [302], and it has proven to be more robust to the presence of complex, unstructured control flow, to the characterization of induction variables over modulo-arithmetic such as unsigned wrap-around types in C, and to the implementation in a production compiler [241].

The formalism and presentation of this chapter is derived from the thesis work of Sebastian Pop. The manuscript [240] contains pseudo-code and links to the implementation of scalar evolutions in GCC since version 4.0. The same approach has also influenced the design of LLVM's scalar evolution, but the implementation is different. Parler des types, arith modulo, traitement dans GCC et LLVM, citer comme difficulte.

Induction varaible analysis is used in dependence tests for scheduling and parallelization [314], and more recently, the extraction of short-vector to SIMD instructions [221].² The Omega test [244] and parametric integer linear programming [121] have typically used to reason about system parametric affine Diophantine inequalities. But in many cases, simplications and approximations can lead to polynomial decision procedures [20]. Modern parallelizing compilers tend to implement both kinds, depending on the context and aggressiveness of the optimization.

² Note however that the computation of closed form expressions is not required for dependence testing itself [317].

Substituting an induction variable with a closed form expression is also useful to the removal of the cyclic dependences associated with the computation of the induction variable itself [132]. Other applications include enhancements to strength reduction and loop-invariant code motion [132], induction variable canonicalization (reducing induction variables to a single one in a given loop) [193].

The number of iterations of loops can also be computed based on the characterization of induction variables. This information is essential to advanced loop analyses such as value-range propagation propagation [219], and enhance dependence tests for scheduling and parallelization [20, 244]. It also enables more opportunities for scalar optimization when the induction variable is used after its defining loop. Loop transformations also benefit from the replacement of the end of loop value as this removes scalar dependencies between consecutive loops. Another interesting use of the end of loop value is the estimation of the worst case execution time (WCET) where one tries to obtain an upper bound approximation of the time necessary for a program to terminate.

CHAPTER 11

redundancy *elimination*|*mainidx* PRE|seeredundancy elimination redundancy elimination!full common subexpression *elimination mainidx* redundancy elimination!partial redundancy elimination!syntaxdriven redundancy elimination!valuedriven

Redundancy Elimination

F. Chow

Redundancy elimination^{*} is an important category of optimizations performed by modern optimizing compilers. In the course of program execution, certain computations may be repeated multiple times that yield the same results. Such redundant computations can be eliminated by saving the results of the earlier computations and reusing instead of recomputing them later.

There are two types of redundancies: *full* redundancy and *partial* redundancy. A computation is fully redundant if the computation has occurred earlier regardless of the flow of control. The elimination of full redundancy is also called common subexpression elimination. A computation is partially redundant if the computation has occurred only along certain paths. Full redundancy can be regarded as a special case of partial redundancy where the redundant computation occurs regardless of the path taken.

There are two different views for a computation related to redundancy: how it is computed and the computed value. The former relates to the operator and the operands it operates on, which translates to how it is represented in the program representation. The latter refers to the value generated by the computation in the static sense ¹. As a result, algorithms for finding and eliminating redundancies can be classified into being *syntax-driven* or being *value-driven*. In syntax-driven analyses, two computations are the same if they are the same operation applied to the same operands that are program variables or constants. In this case, redundancy can arise only if the variables' values have not changed between the occurrences of the computations yield the same value. For example, a+b and a+c compute the same result if b and c can be determined to hold the same value. In this chapter, we deal mostly with syntax-driven redundancy elimination. The last section will extend our discussion to value-based redundancy elimination.

¹ All values referred to in this Chapter are static values viewed with respect to the program code. A static value can map to different dynamic values during program execution.

11 Redundancy Elimination—(F. Chow)

redundancy!lexical side effect!expression side effect!statement expression tree phiweb partial redundancy full redunddancy PRE

In our discussion on syntax-driven redundancy elimination, our algorithm will focus on the optimization of a lexically identical expression, like a + b, that appears in the program. During compilation, the compiler will repeat the redundancy elimination algorithm on all the other lexically identified expressions in the program.

The style of the program representation can impact the effectiveness of the algorithm applied. We distinguish between *statements* and *expressions*. Expressions computes to values without generating any side effect. Statements have side effects by potentially altering memory contents or control flow, and are not candidates for redundancy elimination. In dealing with lexically identified expressions, we advocate a maximal expression tree form of program representation. In this style, a large expression tree like a + b * c - d are represented as is, without having to specify any assignments to temporaries for storing the intermediate values of the computation². We also assume the Conventional SSA Form of program representation, in which each ϕ -web^{*} (see Chapter 2) is interference-free and the live ranges of the SSA versions of each variable do not overlap. We further assume the HSSA (see Chapter 16) form that completely models the aliasing in the program.

11.1 Why partial redundancy elimination and SSA are related

Figure 11.1 shows the two most basic forms of partial redundancy. In Figure 11.1(a), a+b is redundant when the right path is taken. In Figure 11.1(b), a+b is redundant whenever the back edge (see Section 4.4.1) of the loop is taken. Both are examples of *strictly* partial redundancies, in which insertions are required to eliminate the redundancies. In contrast, a full redundancy can be deleted without requiring any insertion. *Partial redundancy elimination (PRE)* is powerful because it subsumes global common subexpressions and loop-invariant code motion.

We can visualize the impact on redundancies of a single computation as shown in Figure 11.2. In the region of the control-flow graph dominated by the occurrence of a + b, any further occurrence of a + b is fully redundant, assuming a and b are not modified. Following the program flow, once we are past the dominance frontiers, any further occurrence of a + b is partially redundant. In constructing SSA form, dominance frontiers are where ϕ 's are inserted. Since partial redundancies start at dominance frontiers, it must be related to SSA's ϕ 's. In fact, the same sparse approach to modeling the use-def relationships among the occurrences of a program variable can be used to model the redundancy relationships among the different occurrences of a + b.

² The opposite of maximal expression tree form is the triplet form in which each arithmetic operation always defines a temporary.

11.1 Why partial redundancy elimination and SSA are related




Fig. 11.1 Two basic examples of partial redundancy elimination.




Fig. 11.2 Dominance frontiers (dashed) are boundaries between fully (highlighted basic blocks) and partially redundant regions (normal basic blocks).

The algorithm that we present, named SSAPRE, performs PRE efficiently by taking advantage of the use-def information inherent in its input conventional SSA form. If an occurrence $a_j + b_j$ is redundant with respect to $a_i + b_i$, SSAPRE builds a redundancy edge that connects $a_i + b_i$ to $a_j + b_j$. To expose potential partial redundancies, we introduce the operator Φ at the dominance frontiers of the occurrences, which has the effect of factoring the redundancy edges at merge

141

SSAPRE|mainidx Φ-function

11 Redundancy Elimination— (F. Chow)

factored redundancy graph expression SSA form|mainidx variable version renaming, of expressions

points in the control-flow graph.³ The resulting *factored redundancy graph* (FRG) can be regarded as the SSA form for expressions.

To make the *expression SSA form* more intuitive, we introduce the hypothetical temporary h, which can be thought of as the temporary that will be used to store the value of the expression. The FRG can be viewed as the SSA graph for h. Observe that we have not yet determined where h should be defined or used. In referring to the FRG, a *use* node will refer to a node in the FRG that is not a definition.

The SSA form for *h* is constructed in two steps similar to ordinary SSA form: the Φ -Insertion step followed by the Renaming step. In the Φ -Insertion step, we insert Φ 's at the dominance frontiers of all the expression occurrences, to ensure that we do not miss any possible placement positions for the purpose of PRE, as in Figure 11.3a. We also insert Φ 's caused by expression alteration. Such Φ 's are triggered by the occurrence of ϕ 's for any of the operands in the expression. In Figure 11.3b, the Φ at block 3 is caused by the ϕ for *a* in the same block, which in turns reflects the assignment to *a* in block 2.




Fig. 11.3 Examples of Φ insertion

The Renaming step assigns SSA versions to h such that occurrences renamed to identical h-versions will compute to the same values. We conduct a pre-order traversal of the dominator tree similar to the renaming step in SSA construction for variables, but with the following modifications: (1) In addition to a renaming stack for each variable, we maintain a renaming stack for the expression; (2) Entries on the expression stack are popped as our dominator tree traversal backtracks past the blocks where the expression originally received the version. Maintaining the variable and expression stacks together allows us to decide efficiently whether two occurrences of an expression should be given the same h-version.

There are three kinds of occurrences of the expression in the program: (real) the occurrences in the original program, which we call *real* occurrences; (Φ -def) the

³ Adhering to SSAPRE's convention, we use lower case ϕ 's in the SSA form of variables and upper case Φ 's in the SSA form for expressions.

11.2 How SSAPRE works

inserted Φ 's; and (Φ -use) the use operands of the Φ 's, which are regarded as occurring at the ends of the predecessor blocks of their corresponding edges. During the visitation in Renaming, a Φ 's is always given a new version. For a non- Φ , i.e., cases (real) and (Φ -use), we check the current version of every variable in the expression (the version on the top of each variable's renaming stack) against the version of the corresponding variable in the occurrence on the top of the expression's renaming stack. If all the variable versions match, we assign it the same version as the top of the expression's renaming stack. If any of the variable versions does not match, for case (real), we assign it a new version, as in the example of Figure 11.4a; for case (Φ -use), we assign the special class \perp to the Φ -use to denote that the value of the expression is unavailable at that point, as in the example of Figure 11.4b. If a new version is assigned, we push the version on the expression stack.




Fig. 11.4 Examples of expression renaming

The FRG captures all the redundancies of a + b in the program. In fact, it contains just the right amount of information for determining the optimal code placement. Because strictly partial redundancies can only occur at the Φ -nodes, insertions for PRE only need to be considered at the Φ 's.

11.2 How SSAPRE works

Referring to the expression being optimized as *X*, we use the term *placement* to denote the set of points in the *optimized* program where *X*'s computation occurs. In contrast, *original computation points* refer to the points in the *original* program where *X*'s computation took place. The *original* program will be transformed to the *optimized* program by performing a set of *insertions* and *deletions*.

143

SSAPRE

11 Redundancy Elimination—(F. Chow)

PRE, correctness PRE, safety PRE, computational optimality PRE, lifetime optimality critical edge SSAPRE, safety criterion fully anticipated|seedownsafe downsafe|mainidx

The objective of SSAPRE is to find a placement that satisfies the following four criteria in this order:

- **Correctness** X is fully available at all the original computation points.

- Safety* There is no insertion of X on any path that did not originally contain X.
- Computational optimality* No other safe and correct placement can result in fewer computations of X on any path from entry to exit in the program.

anticipated|seedownsafe - Lifetime optimality Subject to the computational optimality, the life range of wnsafe|mainidx the temporary introduced to store X is minimized.

Each occurrence of *X* at its original computation point can be qualified with exactly one of the following attributes: (1) *fully redundant*; (2) *strictly partially redundant*; (3) *non-redundant*.

As a code placement problem, SSAPRE follows the same two-step process used in all PRE algorithms. The first step determines the best set of insertion points that render as many strictly partially redundant occurrences fully redundant as possible. The second step deletes fully redundant computations, taking into account the effects of the inserted computations. As we consider this second step to be well understood, the challenge lies in the first step for coming up with the best set of insertion points. The first step will tackle the safety, computational optimality and lifetime optimality criteria, while the correctness criterion is delegated to the second step. For the rest of this section, we only focus on the first step for finding the best insertion points, which is driven by the strictly partially redundant occurrences.

We assume that all critical edges in the control-flow graph have been removed by inserting empty basic blocks at such edges (see Algorithm 3.5). In the SSAPRE approach, insertions are only performed at Φ -uses. When we say a Φ is a candidate for insertion, it means we will consider inserting at its use operands to render X available at the entry to the basic block containing that Φ . An insertion at a Φ -use means inserting X at the incoming edge corresponding to that Φ operand. In reality, the actual insertion is done at the end of the predecessor block.

11.2.1 The safety criterion

As we have pointed out, at the end of Section 11.1, insertions only need to be considered at the Φ 's. The safety criterion implies that we should only insert at Φ 's where *X* is *downsafe* (fully anticipated). Thus, we perform data-flow analysis on the FRG to determine the *downsafe* attribute for Φ 's. Data-flow analysis can be performed with linear complexity on SSA graphs, which we illustrate with the Downsafety computation.

A Φ is not *downsafe*^{*} if there is a control-flow path from that Φ along which the expression is not computed before program exit or before being altered by the redefinition of one of its variables. Except for loops with no exit, this can happen only due to one of the following cases: (dead) there is a path to exit or an alteration of the expression along which the Φ result version is not used; or (transitive) the

11.2 How SSAPRE works

 Φ result version appears as the operand of another Φ that is not *downsafe*. Case (dead) represents the initialization for our backward propagation of $\neg downsafe$; all other Φ 's are initially marked *downsafe*. The Downsafety propagation is based on case (transitive). Since a real occurrence of the expression blocks the case (transitive) propagation, we define a *has_real_use* flag attached to each Φ operand and set this flag to true when the Φ operand is defined by another Φ and the path from its defining Φ to its appearance as a Φ operand crosses a real occurrence. The propagation of $\neg downsafe$ is blocked whenever the *has_real_use* flag is true. Figure 11.1 gives the DownSafety propagation algorithm. The initialization of the *has_real_use* flags is performed in the earlier Renaming phase.

Algorithm 11.1: DownSafety propagation

1	foreach $f \in \{\Phi' \text{ s in the program}\}$ do
2	if \exists path <i>P</i> to program exit or alteration of expression along which <i>f</i> is not used then
	$downsafe(f) \leftarrow false$
3	
4	foreach $f \in \{\Phi' \text{s in the program}\}$ do
5	if not downsafe(f) then
6	foreach operand ω of f do if not has_real_use(ω) then Reset_downsafe(ω)
7	if not <i>has_real_use</i> (ω) then Reset_downsafe(ω)
8	Function Reset_downsafe(X)
9	if def(X) is not a Φ then return
10	$f \leftarrow \operatorname{def}(X)$
11	if not <i>downsafe</i> (<i>f</i>) then return
12	$downsafe(f) \leftarrow false$
13	foreach operand ω of f do
14	if not <i>has_real_use</i> (ω) then Reset_downsafe(ω)

11.2.2 The computational optimality criterion

At this point, we have eliminated the unsafe Φ 's based on the safety criterion. Next, we want to identify all the Φ 's that are possible candidates for insertion, by disqualifying Φ 's that cannot be insertion candidates in any computationally optimal placement. An unsafe Φ can still be an insertion candidate if the expression is fully available there, though the inserted computation will itself be fully redundant. We define the *can_be_avail*^{*} attribute for the current step, whose purpose is to identify the region where, after appropriate insertions, the computation can become fully available. A Φ is \neg *can_be_avail* if and only if inserting there violates computational optimality. The *can_be_avail* attribute can be viewed as: available, can be|mainidx 146

$can_be_avail(\Phi) = downsafe(\Phi) \cup avail(\Phi)$

We could compute the *avail*^{*} attribute separately using the full availability analysis, which involves propagation in the forward direction with respect to the control-flow graph. But this would have performed some useless computation because we do not need to know its values within the region where the Φ 's are *downsafe*. Thus, we choose to compute *can_be_avail* directly by initializing a Φ to be \neg *can_be_avail* if the Φ is not *downsafe* and one of its operands is \bot . In the propagation phase, we propagate \neg *can_be_avail* forward when a \neg *downsafe* Φ has an operand that is defined by a \neg *can_be_avail* Φ and that operand is not marked *has_real_use*.

After *can_be_avail* has been computed, it is possible to perform insertions at all the *can_be_avail* Φ 's. There would be full redundancies created among the insertions themselves, but they would not affect computational optimality because the subsequent full redundancy elimination step will remove any fully redundant inserted or non-inserted computation, leaving the earliest computations as the optimal code placement.

11.2.3 The lifetime optimality criterion

To fulfill lifetime optimality, we perform a second forward propagation called Later that is derived from the well-understood partial availability analysis. The purpose is to disqualify *can_be_avail* Φ 's where the computation is partially available based on the original occurrences of *X*. A Φ is marked *later* if it is not necessary to insert there because a later insertion is possible. In other words, there exists a computationally optimal placement under which *X* is not available immediately after the Φ . We optimistically regard all the *can_be_avail* Φ 's to be *later*, except the following cases: (real) the Φ has an operand defined by a real computation; or (transitive) the Φ has an operand that is *can_be_avail* Φ marked not *later*. Case (real) represents the initialization for our forward propagation of not *later*; all other *can_be_avail* Φ 's are marked *later*. The Later propagation is based on case (transitive).

The final criterion for performing insertion is to insert at the Φ 's where *can_be_avail* and \neg *later* hold. We call such Φ 's *will_be_avail*. At these Φ 's, insertion is performed at each operand that satisfies either of the following conditions:

it is \perp ; or *has_real_use* is false and it is defined by a \neg *will_be_avail* Φ

We illustrate our discussion in this section with the example of Figure 11.5, where the program exhibits partial redundancy that cannot be removed by safe code motion. The two Φ 's with their computed data-flow attributes are as shown. If insertions were based on *can_be_avail*, *a* + *b* would have been inserted at

11.3 Speculative PRE




Fig. 11.5 Example to show the need of the *later* attribute

the exits of blocks 4 and 5 due to the Φ in block 6, which would have resulted in unnecessary code motion that increases register pressure. By considering *later*, no insertion is performed, which is optimal under safe PRE for this example.

.

11.3 Speculative PRE

If we ignore the safety requirement of PRE discussed in Section 11.2, the resulting code motion will involve speculation. Speculative code motion suppresses redundancy in some path at the expense of another path where the computation is added but result is unused. As long as the paths that are burdened with more computations are executed less frequently than the paths where the redundant computations are avoided, a net gain in program performance can be achieved. Thus, speculative code motion should only be performed when there are clues about the relative execution frequencies of the paths involved.

Without profile data, speculative PRE can be conservatively performed by restricting it to loop-invariant computations. Figure 11.6 shows a loop-invariant computation a + b that occurs in a branch inside the loop. This loop-invariant code motion is speculative because, depending on the branch condition inside the loop, it may be executed zero time, while moving it to the loop header causes it to execute once. This speculative loop-invariant code motion is profitable unless the path inside the loop containing the expression is never taken, which is usually not the case. When performing SSAPRE, marking Φ 's located at the start of loop bodies as downsafe will effect speculative loop invariant code motion.




Fig. 11.6 Speculative loop-invariant code motion

Computations like indirect loads and divides are called *dangerous* computations because they may fault. Dangerous computations in general should not be speculated. As an example, if we replace the expression a + b in Figure 11.6 by a/b and the speculative code motion is performed, it may cause a runtime divide-by-zero fault after the speculation because b can be 0 at the loop header while it is never 0 in the branch that contains a/b inside the loop body.

Dangerous computations are sometimes protected by tests (or guards) placed in the code by the programmers or automatically generated by language compilers like those for Java. When such a test occurs in the program, we say the dangerous computation is *safety-dependent* on the control-flow point that establishes its safety. At the points in the program where its safety dependence is satisfied, the dangerous instruction is *fault-safe* and can still be speculated.

We can represent safety dependences as value dependences in the form of abstract τ variables. Each runtime test that succeeds, defines a τ variable on its fall-through path. During SSAPRE, we attach these τ variables as additional operands to the dangerous computations related to the test. The τ variables are also put into SSA form, so their definitions can be found by following the use-def chains. The definitions of the τ variables have abstract right-hand-side values that are not allowed to be involved in any optimization. Because they are abstract, they are also omitted in the generated code after the SSAPRE phase. A dangerous computation can be defined to have more than one τ operand, depending on its semantics. When all its τ operands have definitions, it means the computation is fault-safe; otherwise, it is unsafe to speculate. By including the τ operands into consideration, speculative PRE automatically honors the fault-safety of dangerous computations when it performs speculative code motion.

148

fault safety fall-through

11.4 Register promotion via PRE

In Figure 11.7, the program contains a non-zero test for *b*. We define an additional τ operand for the divide operation in a/b in SSAPRE to provide the information whether a non-zero test for *b* is available. At the start of the region guarded by the non-zero test for *b*, the compiler inserts the definition of τ_1 with the abstract right-hand-side value τ -edge. Any appearance of a/b in the region guarded by the non-zero test for *b* will have τ_1 as its τ operand. Having a defined τ operand allows a/b to be freely speculated in the region guarded by the non-zero test, while the definition of τ_1 prevents any hoisting of a/b past the non-zero test.




Fig. 11.7 Speculative and fault-safe loop-invariant code motion

11.4 Register promotion via PRE

Variables and most data in programs normally start out residing in memory. It is the compiler's job to promote^{*} those memory contents to registers as much as possible to speed up program execution. Load and store instructions have to be generated to transfer contents between memory locations and registers. The compiler also has to deal with the limited number of physical registers and find an allocation that makes the best use of them. Instead of solving these problems all at once, we can tackle them as two smaller problems separately:

149

register promotion|mainidx 150

pseudo registers|see pseudo registers symbolic registers|seepseudo registers virtual registers|seepseudo registers temporaries|seepseudo registers PRE, of loads and stores dead code elimination, partial

- 11 Redundancy Elimination—(F. Chow)
- Register promotion We assume there is an unlimited number of registers, called *pseudo registers* (also called symbolic registers, virtual registers, or temporaries. Register promotion will allocate variables to pseudo-registers whenever possible and optimize the placement of the loads and stores that transfer their values between memory and registers.
- 2. Register allocation (see Chapter 22)— This phase will fit the unlimited number of pseudo-registers to the limited number of *real* or *physical* registers.

In this chapter, we only address the register promotion problem because it can be cast as a redundancy elimination problem.

11.4.1 Register promotion as placement optimization

Variables with no aliases are trivial register promotion candidates. They include the temporaries generated during PRE to hold the values of redundant computations. Variables in the program can also be determined via compiler analysis or by language rules to be alias-free. For those trivial candidates, one can rename them to unique pseudo-registers, and no load or store needs to be generated.

Our register promotion is mainly concerned with scalar variables that have aliases, indirectly accessed memory locations and constants. A scalar variable can have aliases whenever its address is taken, or if it is a global variable, since it can be accessed by function calls. A constant value is a register promotion candidate whenever some operations using it have to refer to it through register operands.

Since the goal of register promotion is to obtain the most efficient placement for loads and stores, register promotion can be modeled as two separate problems: PRE of loads, followed by PRE of stores. In the case of constant values, our use of the term *load* will extend to refer to the operation performed to put the constant value in a register. The PRE of stores does not apply to constants.

From the point of view of redundancy, loads behave like expressions: the later occurrences are the ones to be deleted. For stores, this is the reverse: as illustrated in the examples of Figure 11.8 the earlier stores are the ones to be deleted. The PRE of stores, also called *partial dead code elimination*, can thus be treated as the dual of the PRE of loads. Thus, performing PRE of stores has the effects of moving stores forward, while inserting them as early as possible. Combining the effects of the PRE of loads and stores results in optimal placements of loads and stores while minimizing the live ranges of the pseudo-registers, by virtue of the computational and lifetime optimality of our PRE algorithm.



Fig. 11.8 Duality between load and store redundancies

11.4.2 Load placement optimization

PRE applies to any computation, including loads from memory locations or creation of constants. In program representations, loads can either be indirect through a pointer or direct. Indirect loads are automatically covered by the PRE of expressions. Direct loads correspond to scalar variables in the program, and since our input program representation is in HSSA form, the aliasing that affects the scalar variables are completely modeled by the χ and μ functions. In our representation, both direct loads and constants are leaves of the expression trees. When we apply SSAPRE to direct loads, since the hypothetical temporary h can be regarded as the candidate variable itself, the FRG corresponds somewhat to the variable's SSA graph, so the Φ -insertion step and Rename step can be streamlined.

When working on the PRE of memory loads, it is important to also take into account the stores, which we call *l-value* occurrences. A store of the form $X \leftarrow \langle expr \rangle$ can be regarded as being made up of the sequence:

$$r \leftarrow < expr > X \leftarrow r$$

Because the pseudo-register r contains the current value of X, any subsequent occurrences of the load of X can reuse the value from r, and thus can be regarded as redundant. Figure 11.9 gives examples of loads made redundant by stores.





PRE, of loads PRE, of stores)

When we perform the PRE of loads, we thus include the store occurrences into consideration. The Φ -insertion step will insert Φ 's at the iterated dominance frontiers of store occurrences. In the Rename step, a store occurrence is always given a new *h*-version, because a store is a definition. Any subsequent load renamed to the same *h*-version is redundant with respect to the store.

We apply the PRE of loads (LPRE) first, followed by the PRE of stores (STRE. This ordering is based on the fact that LPRE is not affected by the result of STRE, but LPRE creates more opportunities for the SPRE by deleting loads that would otherwise have blocked the movement of stores. In addition, speculation is required for the PRE of loads and stores in order for register promotion to do a decent job in loops.

The example in Figure 11.10 illustrates what is discussed in this section. During LPRE, $A \leftarrow \ldots$ is regarded as a store occurrence. The hoisting of the load of *A* to the loop header does not involve speculation. The occurrence of $A \leftarrow \ldots$ causes *r* to be updated by splitting the store into the two statements $r \leftarrow \ldots$; $A \leftarrow r$. In the PRE of stores (SPRE), speculation is needed to sink $A \leftarrow \ldots$ to outside the loop because the store occurs in a branch inside the loop. Without performing LPRE first, the load of *A* inside the loop would have blocked the sinking of $A \leftarrow \ldots$




Fig. 11.10 Register promotion via load PRE followed by store PRE

11.4.3 Store placement optimization

As mentioned earlier, SPRE is the dual of LPRE. Code motion in SPRE will have the effect of moving stores forward with respect to the control-flow graph. Any presence of (aliased) loads have the effect of blocking the movement of stores or rendering the earlier stores non-redundant.

To apply the dual of the SSAPRE algorithm, it is necessary to compute a program representation that is the dual of the SSA form, the *static single use* (SSU)^{*} form (see Chapter 13 – SSU is a special case of SSI). In SSU, use-def edges are factored at divergence points in the control-flow graph using σ -functions (see Section 13.1.4). Each use of a variable establishes a new version (we say the load *uses* the version), and every store reaches exactly one load.

We call our store PRE algorithm SSUPRE, which is made up of the corresponding steps in SSAPRE. Insertion of σ -functions and renaming phases, construct the SSU form for the variable whose store is being optimized. The data-flow analyses consist of UpSafety to compute the *upsafe* (fully available) attribute, CanBeAnt to compute the *can_be_ant* attribute and Earlier to compute the *earlier* attribute. Though store elimination itself does not require the introduction of temporaries, lifetime optimality still needs to be considered for the temporaries introduced in the LPRE phase which hold the values to the point where the stores are placed. It is desirable not to sink the stores too far down.




Fig. 11.11 Example of program in SSU form and the result of applying SSUPRE

Figure 11.11 gives the SSU form and the result of SSUPRE on an example program. The sinking of the store to outside the loop is traded for the insertion

SSU SSUPRE

11 Redundancy Elimination— (F. Chow)




Fig. 11.12 Value numbering in a local scope

of a store in the branch inside the loop. The optimized code no longer exhibits any store redundancy.

11.5 Value-based redundancy elimination

The PRE algorithm we have described so far is not capable of recognizing redundant computations among lexically different expressions that yield the same value. In this section, we discuss redundancy elimination based on value analysis.

11.5.1 Value numbering

The term *value number* originated from a hash-based method for recognizing when two expressions evaluate to the same value within a basic block. The value number of an expression tree can be regarded as the index of its hashed entry in the hash table. An expression tree is hashed recursively bottom up starting with the leaf nodes. Each internal node is hashed based on its operator and the value numbers of its operands. The local algorithm for value numbering will conduct a scan down the instructions in a basic block, assigning value numbers to the expressions. At an assignment, the assigned variable will be assigned the value number of the right-hand side expression. The assignment will also cause any value number that refers to that variable to be killed. For example, the program code in Figure 11.12a will result in the value numbers v_1 , v_2 and v_3 shown in Figure 11.12b. Note that variable c is involved with both value numbers v_2 and v_3 because it has been redefined.

SSA form enables value numbering to be easily extended to the global scope, called global value numbering (GVN), because each SSA version of a variable corresponds to at most one static value for the variable. In the example of 11.13, a traversal along any topological ordering of the SSA-graph can be used to assign value numbers to variables. One subtlety is regarding the ϕ -functions. When we value number a ϕ -function, we would like the value numbers for its use operands to have been determined already. One strategy is to perform the global

value numbering, optimistic

$a_1 \leftarrow \dots \\ c_1 \leftarrow \dots \\ b_1 \leftarrow c_1 \\ c_2 \leftarrow a_1 + c_1$	$H(a_1) = v_1$ $H(c_1) = v_2$ $H(b_1) = H(c_1) = v_2$ $H(c_2) = H(+(H(a_1), H(c_1))) = H(+(v_1, v_2)) = v_3$
$a_1 \leftarrow a_1 + b_1$	$H(d_1) = H(+(H(a_1), H(b_1))) = H(+(v_1, v_2)) = v_3$
a) processed statements	(b) value numbers

Fig. 11.13 Global value numbering on SSA form

(a

value numbering by visiting the nodes in the control-flow graph in a reverse post order traversal of the dominator tree. This traversal strategy can minimize the instances when a ϕ -use has unknown value number which arises only in the case of back edges from loops. When this arises, we have no choice but to assign a new value number to the variable defined by the ϕ -function. For example, in the following loop:

when we try to hash a value number for either of the two ϕ 's, the value numbers for i_3 and j_3 are not yet determined. As a result, we create different value numbers for i_2 and j_2 . This makes the above algorithm unable to recognize that i_2 and j_2 can be given the same value number, or i_3 and j_3 can be given the same value number.

The above hash-based value numbering algorithm can be regarded as pessimistic, because it will not assign the same value number to two different expressions unless it can prove they compute the same value. There exists a different approach (see Section 11.6 for references) to performing value numbering that is not hash-based and is optimistic. It does not depend on any traversal over the program's flow of control, and so is not affected by the presence of back edges. The algorithm partitions all the expressions in the program into *congruence classes*. Expressions in the same congruence class are considered *equivalent* because they evaluate to the same static value. The algorithm is optimistic because when it starts, it assumes all expressions that have the same operator to be in the same congruence class. Given two expressions within the same congruence class, if their operands at the same operand position belong to different congruence classes, the two expressions may compute to different values, and thus should not be in the same congruence class. This is the subdivision criterion. As the algorithm iterates, the congruence classes are subdivided into smaller ones while the total number of congruence classes increases. The algorithm terminates when no more subdivision can occur. At this point, the set of congruence classes in

GVN-PRE

this final partition will represent all the values in the program that we care about, and each congruence class is assigned a unique value number.

While such a partition-based algorithm is not obstructed by the presence of back edges, it does have its own deficiencies. Because it has to consider one operand position at a time, it is not able to apply commutativity to detect more equivalences. Since it is not applied bottom-up with respect to the expression tree, it is not able to apply algebraic simplifications while value numbering. To get the best of both the hash-based and the partition-based algorithms, it is possible to apply both algorithms independently and then combine their results together to shrink the final set of value numbers.

11.5.2 Redundancy elimination under value numbering

So far, we have discussed finding computations that compute to the same values, but have not addressed eliminating the redundancies among them. Two computations that compute to the same value exhibit redundancy only if there is an control-flow path that leads from one to the other.

An obvious approach is to consider PRE for each value number separately. This can be done by introducing, for each value number, a temporary that stores the redundant computations. But value-number-based PRE has to deal with the issue of *how* to generate an insertion. Because the same value can come from different forms of expressions at different points in the program, it is necessary to determine which form to use at each insertion point. If the insertion point is outside the live range of any variable version that can compute that value, then the insertion point has to be disqualified. Due to this complexity, and the expectation that strictly partial redundancy is rare among computations that yield the same value, it seems to be sufficient to perform only full redundancy elimination among computations that have the same value number.

However, it is possible to broaden the scope and consider PRE among lexically identical expressions and value numbers at the same time. In this hybrid approach, it is best to relax our restriction on the style of program representation described in Section 11. By not requiring Conventional SSA Form, we can more effectively represent the flow of values among the program variables. By regarding the live range of each SSA version to extend from its definition to program exit, we allow its value to be used whenever convenient. The program representation can even be in the form of triplets, in which the result of every operation is immediately stored in a temporary. It will just assign the value number of the right hand sides to the left-hand side variables. This hybrid approach (GVN-PRE – see below) can be implemented based on an adaptation of the SSAPRE framework. Since each ϕ -function in the input can be viewed as merging different value numbers from the predecessor blocks to form a new value number, the Φ -function insertion step will be driven by the presence of ϕ 's for the program variables. The FRGs can be formed from some traversal of the program code. Each FRG can be

11.6 Further readings

regarded as a representation of the flow and merging of computed values based on which PRE can be performed by applying the remaining steps of the SSAPRE algorithm.

11.6 Further readings

The concept of partial redundancy was first introduced by Morel and Renvoise. In their seminal work [209], Morel and Renvoise showed that global common subexpressions and loop-invariant computations are special cases of partial redundancy, and they formulated PRE as a code placement problem. The PRE algorithm developed by Morel and Renvoise involves bidirectional data-flow analysis, which incurs more overhead than unidirectional data-flow analysis. In addition, their algorithm does not yield optimal results in certain situations. An better placement strategy, called lazy code motion (LCM), was later developed by Knoop *et al* [178, 180]. It improved on Morel and Renvoise's results by avoiding unnecessary code movements, by removing the bidirectional nature of the original PRE data-flow analysis and by proving the optimality of their algorithm. After lazy code motion was introduced, there have been alternative formulations of PRE algorithms that achieve the same optimal results, but differ in the formulation approach and implementation details [110, 109, 226, 319].

The above approaches to PRE are all based on encoding program properties in bit vector forms and the iterative solution of data-flow equations. Since the bit vector representation uses basic blocks as its granularity, a separate algorithm is needed to detect and suppress local common subexpressions. Chow *et al* [72, 170] came up with the first SSA-based approach to perform PRE. Their SSAPRE algorithm is an adaptation of LCM that take advantage of the use-def information inherent in SSA. It avoids having to encode data-flow information in bit vector form, and eliminates the need for a separate algorithm to suppress local common subexpressions. Their algorithm was first to make use of SSA to solve data-flow problems for expressions in the program, taking advantage of SSA's sparse representation so that fewer number of steps are needed to propagate data-flow information. The SSAPRE algorithm thus brings the many desirable characteristics of SSA-based solution techniques to PRE.


In the area of speculative PRE, Murphy *et al.* [214] introduced the concept of fault-safety and use it in the SSAPRE framework for the speculation of dangerous computations. When execution profile data are available, it is possible to tailor the use of speculation to maximize runtime performance for the execution that matches the profile. Xue and Cai [318] presented a computationally and lifetime optimal algorithm for speculative PRE based on profile data. Their algorithm uses bit-vector-based data-flow analysis and applies minimum cut to flow networks formed out of the control-flow graph to find the optimal code placement. Zhou et al. [324] applies the minimum cut approach to flow networks formed out of the

FRG in the SSAPRE framework to achieve the same computational and lifetime optimal code motion. They showed their sparse approach based on SSA results in smaller flow networks, enabling the optimal code placements to be computed more efficiently.

Lo *et al.* [194] showed that register promotion can be achieved by load placement optimization followed by store placement optimization. Other optimizations can potentially be implemented using the SSAPRE framework, like code hoisting, register shrink-wrapping [75] and live range shrinking. Moreover, PRE has traditionally provided the context for integrating additional optimizations into its framework. They include operator strength reduction [179] and linear function test replacement [171].

Hashed-based value numbering originated from Cocke and Schwartz [80], and Rosen *et al.* [258] extended it to global value number based on SSA. The partitionbased algorithm was developed by Alpern *et al.* [8]. Briggs *et al.* [53] presented refinements to both the hash-based and partition-based algorithms, including applying the hash-based method in a post order traversal of the dominator tree.

VanDrunen and Hosking proposed A-SSAPRE (anticipation-based SSAPRE) that removes the requirement of Conventional SSA Form and is best for program representations in the form of triplets [304]. Their algorithm determines optimization candidates and construct FRGs via a depth-first, preorder traversal over the basic blocks of the program. Within each FRG, non-lexically identical expressions are allowed, as long as there are potential redundancies among them. VanDrunen and Hosking [305] subsequently presented GVN-PRE (Value-based Partial Redundancy Elimination) which is claimed to subsume both PRE and GVN.



CHAPTER 12

Introduction

V. Sarkar F. Rastello

So far, we have introduced the foundations of SSA form and its use in different program analyses. We now motivate the need for extensions to SSA form to enable a larger class of program analyses. The extensions arise from the fact that many analyses need to make finer-grained distinctions between program points and data accesses than what what can be achieved by vanilla SSA form. However, these richer flavors of extended SSA-based analyses still retain many of the benefits of SSA form (e.g., sparse data-flow propagation) which distinguish them from classical data-flow frameworks for the same analysis problems.

12.1 Static single information form

The sparseness in vanilla SSA form arises from the observation that information for an unaliased scalar variable can be safely propagated from its (unique) definition to all its reaching uses without examining any intervening program points. As an example, SSA-based constant propagation aims to compute for each single assignment variable, the (usually over-approximated) set of possible values carried by the definition of that variable. For instance, consider an instruction that defines a variable *a*, and uses two variables, *b* and *c*. And example is a = b + c. In an SSA-form program, constant propagation will determine if *a* is a constant by looking directly at the definition point of *b* and at the definition point of *c*. We say that information is propagated from these two definition points directly to the instruction a = b + c. However, there are many analyses for which definition points are not the only source of new information. For example, consider an if-then-else statement which uses *a* in both the then and else parts. If the branch condition involves *a*, say *a* == 0, we now have additional information that can

distinguish the value of a in the then and else parts, even though both uses have the same reaching definition. Likewise, the use of a reference variable p in certain contexts can be the source of new information for subsequent uses e.g., the fact that p is non-null because no exception was thrown at the first use.

The goal of Chapter 13 is to present a systematic approach to dealing with these additional sources of information, while still retaining the space and time benefits of vanilla SSA form. This approach is called Static Single Information (SSI) form, and it involves additional renaming of variables to capture new sources of information. For example, SSI form can provide distinct names for the two uses of a in the then and else parts of the if-then-else statement mentioned above. This additional renaming is also referred to as *live range splitting*, akin to the idea behind splitting live ranges in optimized register allocation. The sparseness of SSI form follows from formalization of the Partitioned Variable Lattice (PVL) problem and the Partitioned Variable Problem (PVP), both of which establish orthogonality among transfer functions for renamed variables. The ϕ -function inserted at join nodes in vanilla SSA form are complemented by σ -functions in SSI form that can perform additional renaming at branch nodes and interior (instruction) nodes. Information can be propagated in the forward and backward directions using SSI form, enabling analyses such as range analysis (leveraging information from branch conditions) and null pointer analysis (leveraging information from prior uses) to be performed more precisely than with vanilla SSA form.

12.2 Control dependencies

So as to expose parallelism and locality one need to get rid of the CFG at some points. For loop transformations, software pipelining, there is a need to manipulate a higher degree of abstraction to represent the iteration space of nested loops and to extend data-flow information to this abstraction. One can expose even more parallelism (at the level of instructions) by replacing control flow by control dependences: the goal is either to express a predicate expression under which a given basic block is to be executed, or select afterward (using similar predicate expressions) the correct value among a set of eagerly computed ones.

- technically, we say that SSA provides data flow (data dependences). The goal is to enrich it with control dependences. Program dependence graph (PDG) constitutes the basis of such IR extensions. Gated-SSA (GSA) mentioned below provides an interpretable (data or demand driven) IR that uses this concept. Psi-SSA also mentioned below is a very similar IR but more appropriated to code generation for architectures with predication.
- 2. Note that such extensions sometimes face difficulties to handle loops correctly (need to avoid deadlock between the loop predicate and the computation of the loop body, replicate the behavior of infinite loops, etc.). However, we believe that, as we will illustrate further, loop carried control dependences

12.4 Psi-SSA form

complicate the recognition of possible loop transformations: it is usually better to represent loops and their corresponding iteration space using a dedicated abstraction.

12.3 Gated-SSA forms

As already mentioned, one of the strenghts of SSA form is its associated data-flow graph (DFG), the SSA graph that allows to propagate directly the information along the def-use chains. This is what makes data-flow analysis sparse. By combining the SSA graph with the control flow graph, static analysis can be made context sensitive. This can be done in a more natural and powerful way by incorporating in a unified representation both the data-flow and the contro-flow information.

The program dependence graph (PDG) adds to the data dependence edges (SSA graph as the Data Dependence Graph – DDG) the control dependence edges (Control Dependence Graph – CDG). As already mentioned one of the main motivation for the development of the PDG was to aid automatic parallelization of instructions accross multiple basic-block. However, in practice it also exposes the relationship between the control predicates and their related control dependent instructions, thus allowing to propagate the associated information. A natural way to represent this relationship is through the use of gated functions that are used in some extensions such as the Gated-SSA (GSA) or the Value State Dependence Graph (VSDG). Gating functions are directly interpretable versions of ϕ -nodes. As an example, $\phi_{ij}(P, v_1, v_2)$ can be interpreted as a function that selects the value v_1 if predicated *P* evaluates to true and the value v_2 otherwise. PDG, GSA, and VSDG are described in Chapter 14

12.4 Psi-SSA form

Psi-SSA form (Chapter 15) addresses the need for modeling static single assignment form in predicated operations. A predicated operation is an alternate representation of a fine-grained control-flow structure, often obtained by using the well known *if-conversion* transformation (see Chapter 20). A key advantage of using predicated operations in a compiler's intermediate representation is that it can often enable more optimizations by creating larger basic blocks compared to approaches in which predicated operations are modeled as explicit control-flow graphs. From an SSA form perspective, the challenge is that a predicated operation may or may not update its definition operand, depending on the value of the predicate guarding that assignment. This challenge is addressed in Psi-SSA form by introducing ψ -functions that perform merge functions for predicated

operations, analogous to the merge performed by ϕ -functions at join points in vanilla SSA form.

In general, a ψ -function has the form, $a_0 = \psi(p_1; a_1, ..., p_i; a_i, ..., p_n; a_n)$, where each input argument a_i is associated with a predicate p_i as in a nested if-thenelse expression for which the value returned is the rightmost argument whose predicate is true. Observe that the semantic of a ψ -function imposes the logical disjunction of its predicates to evaluate to true. A number of algebraic transformations can be performed on ψ -functions, including ψ -inlining, ψ -reduction, ψ -projection, ψ -permutation and ψ -promotion. Chapter 15 also includes an algorithm for transforming a program out of Psi-SSA form that extends the standard algorithm for destruction of vanilla SSA form.

12.5 Hashed SSA form

The motivation for SSI form arose from the need to perform additional renaming to distinguish among different uses of an SSA variable. Hashed SSA (HSSA) form introduced in Chapter 16 addresses another important requirement viz., the need to model aliasing among variables. For example, a static use or definition of indirect memory access *p in the Clanguage could represent the use or definition of multiple local variables whose addresses can be taken and may potentially be assigned to p along different control-flow paths. To represent aliasing of local variables, HSSA form extends vanilla SSA form with MayUse (μ) and MayDef (χ) functions to capture the fact that a single static use or definition could potentially impact multiple variables. Note that MayDef functions can result in the creation of new names (versions) of variables, compared to vanilla SSA form. HSSA form does not take a position on the accuracy of alias analysis that it represents. It is capable of representing the output of any alias analysis performed as a pre-pass to HSSA construction. As summarized above, a major concern with HSSA form is that its size could be quadratic in the size of the vanilla SSA form, since each use or definition can now be augmented by a set of MayUse's and MayDef's respectively. A heuristic approach to dealing with this problem is to group together all variable versions that have no "real" occurrence in the program i.e., do not appear in a real instruction outside of a ϕ , μ or χ function. These versions are grouped together into a single version called the zero version of the variable.

In addition to aliasing of locals, it is important to handle the possibility of aliasing among heap-allocated variables. For example, *p and *q may refer to the same location in the heap, even if no aliasing occurs among local variables. HSSA form addresses this possibility by introducing a *virtual variable* for each address expression used in an indirect memory operation, and renaming virtual variables with ϕ functions as in SSA form. Further, the alias analysis pre-pass is expected to provide information on which virtual variables may potentially be aliased, thereby leading to the insertion of μ or χ functions for virtual variables

12.6 Array SSA form

as well. Global value numbering is used to increase the effectiveness of the virtual variable approach, since all indirect memory accesses with the same address expression can be merged into a single virtual variable (with SSA renaming as usual). In fact, the Hashed SSA name in HSSA form comes from the use of hashing in most value-numbering algorithms.

12.6 Array SSA form

In contrast to HSSA form, Array SSA form (Chapter 17) takes an alternate approach to modeling aliasing of indirect memory operations by focusing on aliasing in arrays as its foundation. The aliasing problem for arrays is manifest in the fact that accesses to elements A[i] and A[j] of array A refer to the same location when i = j. This aliasing can occur with just local array variables, even in the absence of pointers and heap-allocated data structures. Consider a program with a definition of A[i] followed by a definition of A[j]. The vanilla SSA approach can be used to rename these two definitions to (say) $A_1[i]$ and $A_2[j]$. The challenge with arrays arises when there is a subsequent use of A[k]. For scalar variables, the reaching definition for this use can be uniquely identified in vanilla SSA form. However, for array variables, the reaching definition depends on the subscript values. In this example, the reaching definition for A[k] will be A_2 or A_1 if k = jor k == i (or a prior definition A_0 if $k \neq j$ and $k \neq i$). To provide A[k] with a single reaching definition, Array SSA form introduces a definition- Φ ($d\Phi$) operator that represents the merge of $A_2[i]$ with the prevailing value of array A prior to A_2 . The result of this $d\Phi$ operator is given a new name, A_3 (say), which serves as the single definition that reaches use A[k] (which can then be renamed to $A_3[k]$). This extension enables sparse data-flow propagation algorithms developed for vanilla SSA form to be applied to array variables, as illustrated by the algorithm for sparse constant propagation of array elements presented in this chapter. The accuracy of analyses for Array SSA form depends on the accuracy with which pairs of array subscripts can be recognized as being *definitely-same* (\mathcal{DS}) or definitely-different (\mathcal{DD}) .

To model heap-allocated objects, Array SSA form builds on the observation that all indirect memory operations can be modeled as accesses to elements of abstract arrays that represent disjoint subsets of the heap. For modern objectoriented languages like Java, type information can be used to obtain a partitioning of the heap into disjoint subsets e.g., instances of field *x* are guaranteed to be disjoint from instances of field *y*. In such cases, the set of instances of field *x* can be modeled as a logical array (map) \mathscr{H}^x that is indexed by the object reference (key). The problem of resolving aliases among field accesses *p*.*x* and *q*.*x* then becomes equivalent to the problem of resolving aliases among array accesses $\mathscr{H}^x[p]$ and $\mathscr{H}^x[q]$, thereby enabling Array SSA form to be used for analysis of objects as in the algorithm for *redundant load elimination* among object fields presented in this chapter. For weakly-typed languages such as C, the entire heap can be modeled as a single heap array. As in HSSA form, an alias analysis pre-pass can be performed to improve the accuracy of *definitely-same* and *definitely-different* information. In particular, global value numbering is used to establish *definitely-same* relationships, analogous to its use in establishing equality of address expressions in HSSA form. In contrast to HSSA form, the size of Array SSA form is guaranteed to be linearly proportional to the size of a comparable scalar SSA form for the original program (if all array variables were treated as scalars for the purpose of the size comparison).

12.7 Memory based data flow

SSA provides data flow / dependences between *scalar* variables. Execution order of side effect instructions must also be respected. Indirect memory access can be considered very conservatively as such and lead to (sometimes called state, see Chapter 14) dependence edges. Too conservative dependences annihilate the potential of optimizations. Alias analysis is the first step toward more precise dependence information. Representing this information efficiently in the IR is important. One could simply add a dependence (or a flow arc) between two "consecutive" instructions that may or must alias. Then in the same spirit than SSA ϕ -nodes aim at combining the information as early as possible (as opposed to standard def-use chains, see the discussion in Chapter 2), similar nodes can be used for memory dependences. Consider the following sequential C-like code involving pointers, where p and q may alias:

 $*p \leftarrow \dots; \quad *q \leftarrow \dots; \quad \dots \leftarrow *p; \quad \dots \leftarrow *q;$

Without the use of ϕ -nodes, the amount of def-use chains required to link the assignments to their uses would be quadratic (4 here). Hence the usefulness of generalizing SSA and its ϕ -node for scalars to handle memory access for sparse analyzes. HSSA (see Chapter 16) and Array-SSA (see the Chapter 17) are two different implementations of this idea. One have to admit that if this early combination is well suited for analysis or interpretation, the introduction of a ϕ -function might add a control dependence to an instruction that would not exist otherwise. In other words only simple loop carried dependences can be expressed this way. Let us illustrate this point using a simple example:

Here, the computation at iteration indexed by i+2 accesses the value computed at iteration indexed by i. Suppose we know that f(x) > x and that prior to entering the loop $A[*] \ge 0$. Consider the following SSA-like representation:

for i do

 $\begin{bmatrix} A_2 \leftarrow \phi(A_0, A_1) \\ A_2 \leftarrow \phi(j = i : A_1[j] \leftarrow f(A_2[j-2]), j \neq i : A_1[j] \leftarrow A_2[j]) \end{bmatrix}$

12.7 Memory based data flow

This would easily allow for the propagation of information that $A2 \ge 0$. On the other hand, by adding this ϕ -node, it becomes difficult to devise that iteration *i* and *i*+1 can be executed in parallel: the ϕ -node adds a loop carried dependence. If one is interested in performing more sophisticated loop transformations than just exposing fully parallel loops (such as loop interchange, loop tiling or multidimensional software pipelining), then (Dynamic) Single Assignment forms should be his friend. There exists many formalisms including Kahn Process Networks (KPN), or Fuzzy Data-flow Analysis (FADA) that implement this idea. But each time restrictions apply. This is part of the huge research area of automatic parallelization outside of the scope of this book. For further details we refer to the corresponding Encyclopedia of Parallel Computing [225].

static single information SSI|seestatic single information

CHAPTER 13

Static Single Information Form

F. Pereira F. Rastello

The objective of a data-flow analysis is to discover facts that are true about a program. We call such facts *information*. Using the notation introduced in Chapter 8, an information is a element in the data-flow lattice. For example, the information that concerns liveness analysis is the set of variables alive at a certain program point. Similarly to liveness analysis, many other classical data-flow approaches bind information to pairs formed by a variable and a program point. However, if an invariant occurs for a variable v at any program point where v is alive, then we can associate this invariant directly to v. If the intermediate representation of a program guarantees this correspondence between information and variable for every variable, then we say that the program representation provides the *Static Single Information* (SSI)* property.

In Chapter 8 we have shown how the SSA form allows us to solve sparse forward data-flow problems such as constant propagation. In the particular case of constant propagation, the SSA form lets us assign to each variable the invariant or information—of being constant or not. The SSA intermediate representation gives us this invariant because it splits the live-ranges of variables in such a way that each variable name is defined only once. Now we will show that liverange splitting can also provide the SSI property not only to forward, but also to backward data-flow analyses.

Different data-flow analyses might extract information from different program facts. Therefore, a program representation may afford the SSI property to some data-flow analyses, but not to all of them. For instance, the SSA form naturally provides the SSI property to the reaching definition analysis. Indeed, the SSA form provides the static single information property to any data-flow analysis that obtains information at the definition sites of variables. These analyses and transformations include copy and constant propagation as illustrated in Chapter 8. However, for a data-flow analysis that derives information from the use sites of variables, such as the class inference analysis we will describe in Static Single Information range analysis analysis!range

Section 13.1.6, the information associated with a variable might not be unique along its entire live-range even under SSA: in that case the SSA form does not provide the SSI property.

There exists extensions of the SSA form that provide the SSI property to more data-flow analyses than the original SSA does. Two classic examples—detailed later—are the *Extended-SSA* (e-SSA) form, and the *Static Single Information* (SSI) form. The e-SSA form provides the SSI property to analyses that take information from the definition site of variables, and also from conditional tests where these variables are used. The SSI form provides the static single information property to data-flow analyses that extract information from the definition sites of variables and from the last use sites (which we define later). These different intermediate representations rely on a common strategy to achieve the SSI property: *live-range splitting*. In this chapter we show how to use live-range splitting to build program representations that provide the static single information property to different types of data-flow analyses.

13.1 Static single information

The goal of this section is to define the notion of *Static Single Information*, and to explain how it supports the sparse data-flow analyses discussed in Chapter 8. With this purpose, we revisit the concept of sparse analysis in Section 13.1.1. There exists a special class of data-flow problems, which we call *Partitioned Lattice per Variable* (PLV), that fits in the sparse data-flow framework of this chapter very well. We will look more carefully into these problems in Section 13.1.2. The intermediate program representations discussed in this chapter provide the static single information property—formalized in Section 13.1.3—to any PLV problem. We give in Section 13.1.5 algorithms to solve sparsely any data-flow problem that contains the SSI property. This sparse framework is very broad: many well-known data-flow problems are partitioned lattice, as we will see in the examples of Section 13.1.6.

13.1.1 Sparse analysis

Traditionally, non relational data-flow analyses bind information to pairs formed by a variable and a program point. Consider for example the problem of *range analysis*, i.e., estimating the interval of values that an integer variable may assume throughout the execution of a program. A traditional implementation of this analysis would find, for each pair (v, p) of a variable v and a program point p, the interval of possible values that v might assume at p (see the example Figure 13.1). In this case, we call a program point any region between two con-




Fig. 13.1 An example of a dense data-flow analysis that finds the range of possible values associated with each variable at each program point.

secutive instructions and denote by [v] the abstract information associated with variable v. Because this approach keeps information at each program point, we call it *dense*, in contrast with the sparse analyses seen in Chapter 8, Section **??**.

The dense approach might keep a lot of redundant information during the data-flow analysis. For instance, if we denote $[v]^p$ the abstract state of variable v at program point p, we have for instance in our example $[i]^1 = [i]^2$, $[s]^5 = [s]^6$ and $[i]^6 = [i]^7$ (see Figure 13.1). This redundancy happens because some transfer functions are identities: In range analysis, an instruction that neither defines nor uses any variable is associated with an identity transfer function. Similarly, the transfer function that updates the abstract state of i at program point 2 is an identity, because the instruction immediately before 2 does not add any new information to the abstract state of i, $[i]^2$ is updated with the information that flows directly from the predecessor point 1.

The goal of *sparse* data-flow analysis is to shortcut the identity transfer functions, a task that we accomplish by grouping contiguous program points bound to identities into larger regions. Solving a data-flow analysis sparsely has many advantages over doing it densely: because we do not need to keep bitvectors associated with each program point, the sparse solution tends to be more economical in terms of space and time. Going back to our example, a given variable v may be mapped to the same interval along many consecutive program points. Furthermore, if the information associated with a variable is invariant along its entire live-range, then we can bind this information to the variable itself. In other words, we can replace all the constraint variables $[v]^p$ by a single constraint variable [v], for each variable v and every $p \in live(v)$.

Although not every data-flow problem can be easily solved sparsely, many of them can as they fit into the family of PLV problems described in the next section.

partitioned lattice **P3.1.2** Partitioned lattice per variable (PLV) problems PLV problems partitioned variable problems The class of non-relational data-flow analysis problems we are interested in are the ones that bind information to pairs of program variables and program points.

The class of non-relational data-flow analysis problems we are interested in are the ones that bind information to pairs of program variables and program points. We design this class of problems as *Partitioned Lattice per Variable* problems and formally describe them as follows.

Definition 1 (PLV). Let $\mathcal{V} = \{v_1, ..., v_n\}$ be the set of program variables. Let us consider, without loss of generality, a forward data-flow analysis that searches for a maximum. This data-flow analysis can be written as an equation system that associates to each program point *p*, n element of a lattice \mathcal{L} , given by the following equation:

$$x^{p} = \bigwedge_{s \in \text{preds}(p)} F^{s \to p}(x^{s}),$$

where x^p denotes the abstract state associated with program point p, and $F^{s \to p}$ is the transfer function from predecessor s to p. The analysis can alternatively be written as a constraint system that binds to each program point p and each $s \in \text{preds}(p)$ the equation $x^p = x^p \wedge F^{s \to p}(x^s)$ or, equivalently, the inequation

$$x^p \sqsubseteq F^{s \to p}(x^s).$$

The corresponding Maximum Fixed Point (MFP) problem is said to be a *Partitioned Lattice per Variable Problem* iff \mathcal{L} can be decomposed into the product of $\mathcal{L}_{v_1} \times \cdots \times \mathcal{L}_{v_n}$ where each \mathcal{L}_{v_i} is the lattice associated with program variable v_i . In other words x^s can be writen as $([v_1]^s, \dots, [v_n]^s)$ where $[v]^s$ denotes the abstract state associated to variable v and program point s. $F^{s \to p}$ can thus be decomposed into the product of $F_{v_1}^{s \to p} \times \cdots \times F_{v_n}^{s \to p}$ and the constraint system decomposed into the inequalities $[v_i]^p \subseteq F_{v_i}^{s \to p}([v_1]^s, \dots, [v_n]^s)$.

Going back to range analysis, if we denote by \mathscr{I} the lattice of integer intervals, then the overall lattice can be written as $\mathscr{L} = \mathscr{I}^n$, where *n* is the number of variables. Note that the class of PLV problems includes a smaller class of problems called *Partitioned Variable Problems* (PVP).*These analyses, which include live variables, reaching definitions and forward/backward printing, can be decomposed into a set of sparse data-flow problems—usually one per variable—each independent of the others.

Note that not all data-flow analyses are PLV, for instance problems dealing with relational information, such as "i < j?", which needs to hold information on *pairs* of variables.

13.1.3 The static single information property

If the information associated with a variable is invariant along its entire liverange, then we can bind this information to the variable itself. In other words,

13.1 Static single information

we can replace all the constraint variables $[v]^p$ by a single constraint variable [v], for each variable v and every $p \in \text{live}(v)$. Consider the problem of range analysis again. There are two types of control-flow points associated with non-identity transfer functions: definitions and conditionals. (1) At the definition point of variable v, F_v simplifies to a function that depends only on some [u] where each u is an argument of the instruction defining v; (2) At the conditional tests that use a variable v, F_v can be simplified to a function that uses [v] and possibly other variables that appear in the test. The other programs points are associated with an identity transfer function and can thus be ignored: $[v]^p = [v]^p \wedge F_v^{s \to p}([v_1]^s, \ldots, [v_n]^s)$ simplifies to $[v]^p = [v]^p \wedge [v]^p$ i.e., $[v]^p = [v]^p$. This gives the intuition on why a propagation engine along the def-use chains of a SSA-form program can be used to solve the constant propagation problem in an equivalent, yet "sparser," manner.

A program representation that fulfills the Static Single Information (SSI) property allows us to attach the information to variables, instead of program points, and needs to fulfills the following four properties: *Split* forces the information related to a variable to be invariant along its entire live-range; *Info* forces this information to be irrelevant outside the live-range of the variable; *Link* forces the def-use chains to reach the points where information is available for a transfer function to be evaluated; Finally, *Version* provides a one-to-one mapping between variable names and live-ranges.

We now give a formal definition of the SSI, and the four properties.

Property 1 (SSI). STATIC SINGLE INFORMATION: Consider a forward (resp. backward) monotone PLV problem E_{dense} stated as a set of constraints

$$[v]^p \sqsubseteq F_v^{s \to p}([v_1]^s, \dots, [v_n]^s)$$

for every variable v, each program point p, and each $s \in \text{preds}(p)$ (resp. $s \in \text{succs}(p)$). A program representation fulfills the Static Single Information property if and only if it fulfills the following four properties:

- **Split** let *s* be the unique predecessor (resp. successor) of a program point where a variable *v* is live and such that $F_v^{s \to p} \neq \lambda x. \perp$ is non-trivial, i.e., is not the simple projection on \mathcal{L}_v , then *s* should contain a definition (resp. last use) of *v*; For $(v, p) \in variables \times progPoints$, let (Y_v^p) be a maximum solution to E_{dense} . Each node *p* that has several predecessors (resp. successors), and for which $F_v^{s \to p}(Y_{v_1}^s, ..., Y_{v_n}^s)$ has different values on its incoming edges $(s \to p)$ (resp. outgoing edges $(p \to s)$), should have a ϕ -function at the entry of *p* (resp. σ -function at the exit of *p*) for *v* as defined next section.
- *Info* each program point *p* such that $v \notin \text{live-out}(p)$ (resp. $v \notin \text{live-in}(p)$)) should be bound to an undefined transfer function, i.e., $F_v^p = \lambda x \perp$.
- *Link* each instruction *inst* for which F_v^{inst} depends on some $[u]^s$ should contain a use (resp. definition) of u live-in (resp. live-out) at *inst*.
- *Version* for each variable v, live(v) is a connected component of the CFG.

173

Static Single Information SSI σ-function parallel copy interior node

We must split live-ranges using special instructions to provide the SSI properties. A naive way would be to split them between each pair of consecutive instructions, then we would automatically provide these properties, as the newly created variables would be live at only one program point. However, this strategy would lead to the creation of many trivial program regions, and we would lose sparsity. We provide a sparser way to split live-ranges that fit Property 1 in Section 13.2. We may also have to extend the live-range of a variable to cover every program point where the information is relevant; We accomplish this last task by inserting pseudo-uses and pseudo-definitions of this variable.

13.1.4 Special instructions used to split live-ranges

We perform live-range splitting via special instructions: the σ -functions and parallel copies that, together with ϕ -functions, create new definitions of variables. These notations are important elements of the propagation engine described in the section that follows. In short, a σ -function^{*} (for a branch point) is the dual of a ϕ -function (for a join point), and a parallel copy^{*} is a copy that *must* be done in parallel with another instruction. Each of these special instructions, ϕ -function, σ -functions, and parallel copies, split live-ranges at different kinds of program points: interior nodes, branches and joins.

Interior nodes are program points that have a unique predecessor and a unique successor. At these points we perform live-range splitting via copies. If the program point already contains another instruction, then this copy *must* be done *in parallel* with the existing instruction. The notation,

inst $|| v'_1 = v_1 || \dots || v'_m = v_m$

denotes *m* copies $v'_i = v_i$ performed in parallel with instruction *inst*. This means that all the uses of *inst* plus all right-hand variables v_i are read simultaneously, then *inst* is computed, then all definitions of *inst* plus all left-hand variables v'_i are written simultaneously. For a usage example of parallel copies, we will see later in this chapter a example of null pointer analysis Figure 13.4.

We call *joins* the program points that have one successor and multiple predecessors. For instance, two different definitions of the same variable v might be associated with two different constants; hence, providing two different pieces of information about v. To avoid that these definitions reach the same use of v we merge them at the earliest program point where they meet. We do it via our well-known ϕ -functions.

In backward analyses the information that emerges from different uses of a variable may reach the same *branch point*, which is a program point with a unique predecessor and multiple successors. To ensure Property 1, the use that reaches the definition of a variable must be unique, in the same way that in an SSA-form program the definition that reaches a use is unique. We ensure

this property via special instructions called σ -functions. The σ -functions are the dual of ϕ -functions, performing a parallel assignment depending on the execution path taken. The assignment

$$(l^{1}: v_{1}^{1}, \dots, l^{q}: v_{1}^{q}) = \sigma(v_{1}) \parallel \dots \parallel (l^{1}: v_{m}^{1}, \dots, l^{q}: v_{m}^{q}) = \sigma(v_{m})$$

represents $m \sigma$ -functions that assign to each variable v_i^j the value in v_i if control flows into block l^j . As with ϕ -functions, these assignments happen in parallel, i.e., the $m \sigma$ -functions encapsulate m parallel copies. Also, notice that variables live in different branch targets are given different names by the σ -function.

13.1.5 Propagating information forward and backward

Let us consider a unidirectional forward (resp. backward) PLV problem E_{dense}^{ssi} stated as a set of equations $[v]^p \sqsubseteq F_v^{s \rightarrow p}([v_1]^s, ..., [v_n]^s)$ (or equivalently $[v]^p = [v]^p \land F_v^{s \rightarrow p}([v_1]^s, ..., [v_n]^s)$ for every variable v, each program point p, and each $s \in \text{preds}(p)$ (resp. $s \in \text{succs}(p)$). To simplify the discussion, any ϕ -function (resp. σ -function) is seen as a set of copies, one per predecessor (resp. successor), which leads to as many constraints. In other words, a ϕ -function such as $p : a = \phi(a_1: l^1, ..., a_m: l^m)$, gives us n constraints such as

$$[a]^p \sqsubseteq F_a^{l^j \to p}([a_1]^{l^j}, \dots, [a_n]^{l^j})$$

which usually simplifies into $[a]^p \subseteq [a_j]^{l^j}$. This last can be written equivalently into the classical meet

$$[a]^p \sqsubseteq \bigwedge_{l^j \in \operatorname{preds}(p)} [a_j]^{l^j}$$


used in Chapter 8. Similarly, a σ -function $(l^1 : a_1, ..., l^m : a_m) = \sigma(p : a)$ after program point p yields n constraints such as

$$[a_j]^{l_j} \subseteq F_v^{p \to l^j}([a_1]^p, \dots, [a_n]^p)$$


which usually simplifies into $[a_j]^{l_j} \subseteq [a]^p$. Given a program that fulfills the SSI property for E_{dense}^{ssi} and the set of transfer functions F_v^s , we show here how to build an equivalent sparse constrained system.


Definition 2 (SSI constrained system). Consider that a program in SSI form gives us a constraint system that associates with each variable v the constraints $[v]^p \sqsubseteq F_v^{s \to p}([v_1]^s, \dots, [v_n]^s)$. We define a system of sparse equations E_{sparse}^{ssi} as follows:

• For each instruction *i* that defines (resp. uses) a variable v, let $a \dots z$ be the set of used (resp. defined) variables. Because of the *Link* property, $F_v^{s \to p}$ (that we will denote F_v^i from now) depends only on some $[a]^s \dots [z]^s$. Thus, there



Algorithm 13.1: Backward propagation engine under SSI
1 worklist $\leftarrow \emptyset$
2 foreach $v \in \text{vars}$ do $[v] \leftarrow \text{top}$
³ foreach $i \in insts$ do push(<i>worklist</i> , <i>i</i>)
4 while $worklist \neq \emptyset$ do
$5 \mid i \leftarrow \text{pop}(worklist)$
6 foreach $v \in i.uses$ do
7 $[v]_{new} \leftarrow [v] \land G_{v}^{i}([i.defs])$
8 $\mathbf{if}[v] \neq [v]_{new}$ then
9 $worklist \leftarrow worklist \cup v.defs$
10 $[v] \leftarrow [v]_{new}$





exists a function G_v^i defined as the restriction of F_v^i on $\mathcal{L}_a \times \cdots \times \mathcal{L}_z$, i.e., informally, " $G_v^i([a], \dots, [z]) = F_v^i([v_1], \dots, [v_n])$."

• The sparse constrained system associates the constraint $[v] \sqsubseteq G_v^i([a],...,[z])$ to each variable v, for each definition (resp. use) point i of v, where a,...,z are used (resp. defined) at i.

The propagation engine discussed in Chapter 8 sends information forwards along the def-use chains naturally formed by the SSA-form program. If a given program fulfills the SSI property for a backward analysis,^{*} we can use a very similar propagation algorithm to communicate information backwards, such as the worklist Algorithm 13.1. A slightly modified version, presented in Algorithm 13.2, propagates information forwards. If necessary, these algorithms can be made control-flow sensitive, like Algorithm 8.1 of Chapter 8.

Still we should outline a quite important subtlety that appears in line 7 of algorithms 13.1 and 13.2: [*v*] appears on the right hand side of the assignment for Algorithm 13.1 while it does not for Algorithm 13.2. This comes from the asymmetry of our SSI form that ensures (for practical purpose only as we will explain soon) the Static Single Assignment property but not the Static Single Use (SSU) property. If we have several uses of the same variable, then the sparse backward constraint system will have several inequations—one per variable use—with

13.1 Static single information

the same left-hand-side. Technically this is the reason why we manipulate a constraint system (system with inequations) and not an equation systemas in Chapter 8. Both systems can be solved¹ using a scheme known as *chaotic iteration* such as the worklist algorithm we provide here. The slight and important difference for a constraint system as opposed to an equation system, is that one needs to meet $G_{u}^{i}(...)$ with the old value of [v] to ensure the monotonicity of the consecutive values taken by [v]. It would be still possible to enforce the SSU property, in addition to the SSA property, of our intermediate representation at the expenses of adding more ϕ -functions and σ -functions. However, this guarantee is not necessary to every sparse analysis. The dead-code elimination problem illustrates well this point: for a program under SSA form, replacing G_{μ}^{i} in Algorithm 13.1 by the property "*i* is a useful instruction or one of the variables it defines is marked as useful" leads to the standard SSA-based dead-code elimination algorithm. The sparse constraint system does have several equations (one per variable use) for the same left-hand-side (one for each variable). It is not necessary to enforce the SSU property in this instance of dead-code elimination, and doing so would lead to a less efficient solution in terms of compilation time and memory consumption. In other words, a code under SSA form fulfills the SSI property for dead-code elimination.

13.1.6 Examples of sparse data-flow analyses

As we have mentioned before, many data-flow analyses can be classified as PLV problems. In this section we present some meaningful examples.

Range analysis revisited

We start this section revising the initial example of data-flow analysis of this chapter, given in Figure 13.1. *A range analysis acquires information from either the points where variables are defined, or from the points where variables are tested. In the original figure we know that *i* must be bound to the interval [0,0] immediately after instruction l_1 . Similarly, we know that this variable is upper bounded by 100 when arriving at l_4 , due to the conditional test that happens before. Therefore, in order to achieve the SSI property, we should split the live-ranges of variables at their definition points, or at the conditionals where they are used. Figure 13.2 shows on the left the original example after live-range of variable *i* must be split at its definition, and at the conditional test. The live-range of *s*, on the other hand, must be split only at its definition point, as it is not used in the conditional. Splitting at conditionals is done via σ -functions. The representation

177

chaotic iteration range analysis analysis!range

¹ In the ideal world with monotone framework and lattice of finite height.






Fig. 13.2 Live-range splitting on Figure 13.1 and a solution to this instance of the range analysis problem.

that we obtain by splitting live-ranges at definitions and conditionals is called the Extended Static Single Assignment (e-SSA) form. Figure 13.2 also shows on the right the result of the range analysis on this intermediate representation. This solution assigns to each variable a unique range interval.

Class inference

Some dynamically typed languages, such as Python, JavaScrip, Ruby or Lua, represent objects as tables containing methods and fields.*It is possible to improve the execution of programs written in these languages if we can replace these simple tables by actual classes with virtual tables. A class inference engine tries to assign a class to a variable v based on the ways that v is defined and used. Figure 13.3 illustrates this optimization on a Python program (a). Our objective is to infer the correct suite of methods for each object bound to variable v. Figure 13.3c shows the results of a dense implementation of this analysis. Because type inference is a backward analysis that extracts information from use sites, we split live-ranges using parallel copies at these program points, and rely on σ -functions to merge them back, as shown on Figure 13.3b. The use-def chains that we derive from the program representation lead naturally to a constraint system, shown on Figure 13.3d, where $[v_i]$ denotes the set of methods associated with variable v_i . A fix-point to this constraint system is a solution to our dataflow problem. This instance of class inference is a Partitioned Variable Problem (PVP),² because the data-flow information associated with a variable v can be computed independently from the other variables.

 $^{^{\}rm 2}$ Actually class inference is no more a PVP as soon as we want to propagate the information through copies.




Fig. 13.3 Class inference analysis as an example of backward data-flow analysis that takes information from the uses of variables.

Null pointer analysis

The objective of null pointer analysis is to determine which references may hold null values. This analysis allows compilers to remove redundant null-exception tests and helps developers find null pointer dereferences. Figure 13.4 illustrates this analysis. Because information is produced not only at definition but also at use sites, we split live-ranges after each variable is used as show on Figure 13.4b. For instance, we know that v_2 cannot be null, otherwise an exception would have been thrown during the invocation $v_1.m($); Hence the call $v_2.m($) cannot result in a null pointer dereference exception. On the other hand, we notice in Figure 13.4c that the state of v_4 is the meet of the state of v_3 , definitely not-null, and the state of v_1 , possibly null, and we must conservatively assume that v_4 may be null.

null pointer analysis analysis!null pointer






Fig. 13.4 Null pointer analysis as an example of forward data-flow analysis that takes information from the definitions and uses of variables (0 represents the fact that the pointer is possibly null,) if it cannot be).

13.2 Construction and destruction of the intermediate program representation

In the previous section we have seen how the static single information property gives the compiler the opportunity to solve a data-flow problem sparsely. However, we have not yet seen how to convert a program to a format that provides the SSI property. This is a task that we address in this section, via the three-steps algorithm from Section 13.2.2.

13.2.1 Splitting strategy

A *live-range splitting strategy*[†] $\mathcal{P}_{v} = I_{\uparrow} \cup I_{\downarrow}$ over a variable v consists of a set of "oriented" program points. We let I_{\downarrow} denote a set of points i with forward direction. Similarly, we let I_{\uparrow} denote a set of points i with backward direction. The live-range of v must be split at least at every point in \mathcal{P}_{v} . Going back to the examples from Section 13.1.6, we have the live-range splitting strategies enumerated below. The list in Figure 13.5 gives further examples of live-range splitting strategies. Corresponding references are given in the last section of this chapter.

- Range analysis is a forward analysis that takes information from points where variables are defined and conditional tests that use these variables. For instance, in Figure 13.1, we have $\mathcal{P}_i = \{l_1, \text{Out}(l_3), l_4\}_{\downarrow}$ where $\text{Out}(l_i)$ is the exit of l_i (i.e., the program point immediately after l_i), and $\mathcal{P}_s = \{l_2, l_5\}_{\downarrow}$.
- Class inference is a backward analysis that takes information from the uses of variables; thus, for each variable, the live-range splitting strategy is characterized by the set $Uses_{\uparrow}$ where Uses is the set of use points. For instance, in Figure 13.3, we have $\mathscr{P}_{v} = \{l_{4}, l_{6}, l_{7}\}_{\uparrow}$.

13.2 Construction and destruction of the intermediate program representation

Client	Splitting strategy ${\mathcal P}$	null pointer analysis analysis!null pointer
Alias analysis, reaching defs., cond. constant propagation	$Defs_{\downarrow}$	analysis!null pointer
Partial Redundancy Elimination	$Defs_{\downarrow} \bigcup LastUses_{\uparrow}$	
ABCD, taint analysis, range analysis	$Defs_{\downarrow} \bigcup Out(Conds)_{\downarrow}$	
Stephenson's bitwidth analysis	$Defs_{\downarrow} \bigcup Out(Conds)_{\downarrow} \bigcup Uses_{\uparrow}$	
Mahlke's bitwidth analysis	$Defs_{\downarrow} \bigcup Uses_{\uparrow}$	
An's type inference, Class inference	$Uses_{\uparrow}$	
Hochstadt's type inference	Uses _↑ ∪Out(Conds) _↑	
Null-pointer analysis	$Defs_{\downarrow} \bigcup Uses_{\downarrow}$	

Fig. 13.5 Live-range splitting strategies for different data-flow analyses. *Defs* (resp. *Uses*) denotes the set of instructions that define (resp. use) the variable; *Conds* denotes the set of instructions that apply a conditional test on a variable; Out(*Conds*) denotes the exits of the corresponding basic blocks; *LastUses* denotes the set of instructions where a variable is used, and after which it is no longer live.

• Null pointer analysis^{*} takes information from definitions and uses and propagates this information forwardly. For instance, in Figure 13.4, we have that $\mathcal{P}_{v} = \{l_{1}, l_{2}, l_{3}, l_{4}\}_{\perp}$.

The algorithm SSIfy in Figure 13.6 implements a live-range splitting strategy in three steps. Firstly, it splits live-ranges, inserting new definitions of variables into the program code. Secondly, it renames these newly created definitions; hence, ensuring that the live-ranges of two different re-definitions of the same variable do not overlap. Finally, it removes dead and non-initialized definitions from the program code. We describe each of these phases in the rest of this section.

1 **Function** SSIfy(*var v, Splitting_Strategy* \mathcal{P}_v)

```
2 split(v, \mathcal{P}_v)
3 rename(v)
```

```
4 \operatorname{clean}(v)
```

Fig. 13.6 Split the live-ranges of *v* to convert it to SSI form.

13.2.2 Splitting live-ranges

In order to implement \mathcal{P}_v we must split the live-ranges of v at each program point listed by \mathcal{P}_v . However, these points are not the only ones where splitting might be

iterated post-dominance frontier

necessary. As we have pointed out in Section 13.1.4, we might have, for the same original variable, many different sources of information reaching a common program point. For instance, in Figure 13.1, there exist two definitions of variable *i*, e.g., l_1 and l_4 , that reach the use of *i* at l_3 . The information that flows forward from l_1 and l_4 collides at l_3 , the loop entry. Hence the live-range of *i* has to be split immediately before l_3 —at In(l_3)—leading, in our example, to a new definition i_1 . In general, the set of program points where information collides can be easily characterized by the notion of join sets and iterated dominance frontier (DF^+) seen in Chapter 4. Similarly, split sets created by the backward propagation of information can be over-approximated by the notion of iterated post-dominance frontier (pDF⁺), which is the dual of DF⁺. That is, the post-dominance frontier is the dominance frontier in a CFG where direction of edges have been reversed. Note that, just as the notion of dominance requires the existence of a unique entry node that can reach every CFG node, the notion of post dominance requires the existence of a unique exit node reachable by any CFG node. For control-flow graphs that contain several exit nodes or loops with no exit, we can ensure the single-exit property by creating a dummy common exit node and inserting some never-taken exit edges into the program.

1 **Function** split(*var v*, *Splitting_Strategy* $\mathcal{P}_v = I_1 \cup I_1$) ▷ compute the set of split nodes 2 $S_{\uparrow} \leftarrow \emptyset$ foreach $i \in I_{\uparrow}$ do 3 if *i*.is_join then 4 **foreach** $e \in incoming_edges(i)$ **do** 5 $S_{\uparrow} \leftarrow S_{\uparrow} \cup \operatorname{Out}(pDF^{+}(e))$ 6 else $S_{\uparrow} \leftarrow S_{\uparrow} \cup \operatorname{Out}(pDF^+(i))$ 7 8 $S_1 \leftarrow \emptyset$ foreach $i \in S_{\uparrow} \cup \text{Defs}(v) \cup I_{\downarrow}$ do 9 if *i*.is branch then 10 **foreach** $e \in outgoing_edges(i)$ **do** 11 $S_{\parallel} \leftarrow S_{\parallel} \cup \operatorname{In}(DF^{+}(e))$ 12 else $S_{\perp} \leftarrow S_{\perp} \cup \operatorname{In}(DF^+(i))$ 13 14 $S \leftarrow \mathscr{P}_v \cup S_{\uparrow} \cup S_{\downarrow}$ \triangleright Split live-range of v by inserting ϕ , σ , and copies foreach $i \in S$ do 15 if *i* does not already contain any definition of *v* then 16 **if** *i*.is_join **then** insert " $v \leftarrow \phi(v, ..., v)$ " at *i* 17 else 18 **if** *i*.is_branch **then** insert " $(v, ..., v) \leftarrow \sigma(v)$ " at *i* 19 else insert a copy " $v \leftarrow v$ " at i 20

Fig. 13.7 Live-range splitting. In(l) denotes a program point immediately before l, and Out(l) a program point immediately after l.

13.2 Construction and destruction of the intermediate program representation

183

variable renaming

elimination

undefined code

dead code elimination

Figure 13.7 shows the algorithm that we use to create new definitions of variables. This algorithm has three main phases. First, in lines 2-7 we create new definitions to split the live-ranges of variables due to backward collisions of information. These new definitions are created at the iterated post-dominance frontier of points that originate information. If a program point is a join node, then each of its predecessors will contain the live-range of a different definition of v, as we ensure in lines 5-6 of our algorithm. Notice that these new definitions are not placed parallel to an instruction, but in the region immediately after it, which we denote by "Out(...)." In lines 8-13 we perform the inverse operation: we create new definitions of variables due to the forward collision of information. Our starting points S_1 , in this case, include also the original definitions of v, as we see in line 9, because we want to stay in SSA form in order to have access to a fast liveness check as described in Chapter 9. Finally, in lines 14-20 we actually insert the new definitions of v. These new definitions might be created by σ functions (due to \mathcal{P}_{ν} or to the splitting in lines 2-7); by ϕ -functions (due to \mathcal{P}_{ν} or to the splitting in lines 8-13); or by parallel copies.

13.2.3 Variable renaming

The rename algorithm in Figure 13.8 builds def-use and use-def chains for a program after live-range splitting. This algorithm is similar to the classic algorithm used to rename variables during the SSA construction that we saw in Chapter 3. To rename a variable v we traverse the program's dominance tree, from top to bottom, stacking each new definition of v that we find. The definition currently on the top of the stack is used to replace all the uses of v that we find during the traversal. If the stack is empty, this means that the variable is not defined at this point. The renaming process replaces the uses of undefined variables by \perp (see comment of function stack.set_use). We have two methods, stack.set_use and stack.set_def, that build the chains of relations between variables. Notice that sometimes we must rename a single use inside a ϕ -function, as in lines 16-17 of the algorithm. For simplicity we consider this single use as a simple assignment when calling stack.set_use, as one can see line 17. Similarly, if we must rename a single definition inside a σ -function, then we treat it as a simple assignment, like we do in lines 12-14 of the algorithm.

13.2.4 Dead and undefined code elimination

Just as Algorithm 3.7, the algorithm in Figure 13.9 eliminates ϕ -functions and parallel copies that define variables not actually used in the code. By symmetry, it also eliminates σ -functions and parallel copies that use variables not actually defined in the code. We mean by "actual" instructions those that already existed

```
1 Function rename (var v)
          ▷ Compute use-def & def-use chains.
          stack \leftarrow \emptyset
 2
          foreach CFG node n in dominance order do
 3
               if \exists v \leftarrow \phi(v: l^1, \dots, v: l^q) in In(n) then
 4
                 | \texttt{stack.set\_def}(v \leftarrow \phi(v:l^1, \dots, v:l^q))
 5
                foreach instruction u in n that uses v do
 6
                 | stack.set_use(u)
 7
               if \exists instruction d in n that defines v then
 8
                 | stack.set_def(d)
 9
               foreach instruction (...) \leftarrow \sigma(v) in Out(n) do
10
                 stack.set_use((...) \leftarrow \sigma(v))
11
               if \exists (v: l^1, \dots, v: l^q) \leftarrow \sigma(v) in Out(n) then
12
                     foreach v: l^i \leftarrow v in (v: l^1, \dots, v: l^q) \leftarrow \sigma(v) do
13
                        \  \  \, \texttt{stack.set\_def}(v:l^i \leftarrow v) \\
14
                foreach m in successors(n) do
15
                     if \exists v \leftarrow \phi(\dots, v : l^n, \dots) in \operatorname{In}(m) then
16
                           stack.set_use(v \leftarrow v: l^n)
17
```

1 Function stack.set_use(instruction inst) \triangleright We consider here that stack.peek() = \perp if stack.isempty(), and that $Def(\perp) = entry$ while Def(stack.peek()) does not dominate inst do 2 stack.pop() 3 $v_i \leftarrow \texttt{stack.peek()}$ 4 replace the uses of v by v_i in inst 5 if $v_i \neq \perp$ then set Uses $(v_i) =$ Uses $(v_i) \cup$ inst 6 1 Function stack.set_def(instruction inst)

let v_i be a fresh version of v2

replace the defs of v by v_i in inst 3

set $Def(v_i) = inst$ 4

```
stack.push(v_i)
5
```

Fig. 13.8 Versioning


in the program before we transformed it with split. Line 2, "web" is fixed to the set of versions of v, so as to restrict the cleaning process to variable v, as we see in the first two loops. The "active" set is initialized to actual instructions line 4. Then, during the first loop lines 5-8, we augment it with ϕ -functions, σ -functions, and copies that can reach actual definitions through use-def chains. The corresponding version of *v* is hence marked as *defined* (line 8). The next loop, lines 11-14 performs a similar process, this time to add to the active set instructions that

13.2 Construction and destruction of the intermediate program representation

 σ -function

185

```
1 Function clean(var v)
           let web = {v_i | v_i is a version of v}
 2
           defined \leftarrow \emptyset
 3
           active \leftarrow \{inst \mid inst \text{ actual instruction and web} \cap inst.defs \neq \emptyset\}
 4
           while \exists inst \in active \mid web \cap inst.defs \setminus defined \neq \emptyset do
 5
                  foreach v_i \in \text{web} \cap inst.\text{defs} \setminus \text{defined } \mathbf{do}
 6
                        active \leftarrow active \cup Uses(v_i)
 7
                        defined \leftarrow defined \cup \{v_i\}
 8
           used \leftarrow \emptyset
 9
           active \leftarrow \{inst | inst \text{ actual instruction and web} \cap inst.uses \neq \emptyset\}
10
           while \exists inst \in active \mid inst.uses \setminus used \neq \emptyset do
11
                  foreach v_i \in \text{web} \cap inst.\text{uses} \setminus \text{used } \mathbf{do}
12
                        active \leftarrow active \cup Def(v_i)
13
                        used \leftarrow used \cup {v_i}
14
           let live = defined \cap used
15
           foreach non actual inst \in Def(web) do
16
                  foreach v_i operand of inst | v_i \notin live do
17
                    replace v_i by \perp
18
                  if inst.defs = {\perp} or inst.uses = {\perp} then
19
                        remove inst
20
```



can reach actual uses through def-use chains. The corresponding version of v is then marked as *used* (line 14). Each non live variable, i.e., either undefined or dead (non used) hence not in the "live" set (line 15) is replaced by \perp in all ϕ , σ , or copy functions where it appears by the loop lines 15-18. Finally every useless ϕ , σ , or copy functions are removed by lines 19-20.

13.2.5 Implementation details

Implementing σ -functions:

The most straightforward way to implement σ -functions,^{*} in a compiler that already supports the SSA form, is to represent them by ϕ -functions. In this case, the σ -functions can be implemented as single arity ϕ -functions. As an example, Figure 13.10a shows how we would represent the σ -functions of Figure 13.3d. If l is a branch point with n successors that would contain a σ -function (l^1 : $v_1, \ldots, l^n : v_n$) $\leftarrow \sigma(v)$, then, for each successor l^j of l, we insert at the beginning of l^j an instruction $v_j \leftarrow \phi(l^j : v)$. Note it is possible that l^j already contains a

13 Static Single Information Form — (F. Pereira, F. Rastello)

critical edge SSI destruction SSI destruction

Missing figure: Figure does note compile in overleaf!!!




Fig. 13.10 (a) implementing σ -functions via single arity ϕ -functions; (b) getting rid of copies and σ -functions.

 ϕ -function for v. This case happens when the control-flow edge $l \rightarrow l^j$ is *critical*: a critical edge links a basic block with several successors to a basic block with several predecessors. If l^j already contains a ϕ -function $v' \leftarrow \phi(..., v_j, ...)$, then we rename v_j to v.

SSI destruction

Traditional instruction sets do not provide ϕ -functions nor σ -functions. Thus, before producing an executable program, the compiler must implement these instructions. We have already seen in Chapter 3 how to replace ϕ -functions with actual assembly instructions; however, now we must also replace σ -functions and parallel copies. A simple way to eliminate all the σ -functions and parallel copies is via copy-propagation. In this case, we copy-propagate the variables that these special instructions define. As an example, Figure 13.10b shows the result of copy folding applied on Figure 13.10a.

13.3 Further readings

The monotone data-flow framework is an old ally of compiler writers. Since the work of pionners like Prosser [243], Allen [4, 3], Kildall [174], Kam [165], and Hecht [148], data-flow analyses such as reaching definitions, available expressions and liveness analysis have made their way into the implementation of

13.3 Further readings

virtually every important compiler. Many compiler textbooks describes the theoretic basis of the notions of lattice, monotone data-flow framework and fixed points. For a comprehensive overview of these concepts, including algorithms and formal proofs, we refer the interested reader to Nielson *et al.*'s book [217] on static program analysis.

The original description of the intermediate program representation known as Static Single Information form was given by Ananian in his Master's thesis [9]. The notation for σ -functions that we use in this chapter was borrowed from Ananian's work. The SSI program representation was subsequently revisited by Jeremy Singer in his PhD thesis [271]. Singer proposed new algorithms to convert programs to SSI form, and also showed how this program representation could be used to handle truly bidirectional data-flow analyses. We did not discuss bidirectional data-flow problems, but the interested reader can find examples of such analyses in Khedker *et al.*'s work [173]. Working on top of Ananian's and Singer's work, Boissinot *et al.* [40] have proposed a new algorithm to convert a program to SSI form. Boissinot *et al.* have also separated the SSI program representation in two flavors, which they call *weak* and *strong.* Tavares *et al.* [290] have extended the literature on SSI representations, defining building algorithms and giving formal proofs that these algorithms are correct. The presentation that we use in this chapter is mostly based on Tavares *et al.*'s work.

There exist other intermediate program representations that, like the SSI form, make it possible to solve some data-flow problems sparsely. Well-known among these representations is the *Extended Static Single Assignment* form, introduced by Bodik *et al.* to provide a fast algorithm to eliminate array bound checks in the context of a JIT compiler [37]. Another important representation, which supports data-flow analyses that acquire information at use sites, is the *Static Single Use* form (SSU)^{*}. As uses and definitions are not fully symmetric (the live-range can "traverse" a use while it cannot traverse a definition), there exists different variants of SSU [237, 130, 194]. For instance, the "strict" SSU form enforces that each definition reaches a single use, whereas SSI and other variations of SSU allow two consecutive uses of a variable on the same path. All these program representations are very effective, having seen use in a number of implementations of flow analyses; however, they only fit specific data-flow problems.

The notion of *Partitioned Variable Problem* (PVP) was introduced by Zadeck, in his PhD dissertation [323]. Zadeck proposed fast ways to build data-structures that allow one to solve these problems efficiently. He also discussed a number of data-flow analyses that are partitioned variable problems. There are data-flow analyses that do not meet the Partitioned Lattice per Variable property. Noticeable examples include abstract interpretation problems on relational domains, such as Polyhedrons [91], Octagons [207] and Pentagons [195].

In terms of data-structures, the first, and best known method proposed to support sparse data-flow analyses is Choi *et al.*'s *Sparse Evaluation Graph* (SEG) [71]. The nodes of this graph represent program regions where information produced by the data-flow analysis might change. Choi *et al.*'s ideas have been further

static single use|mainidx

expanded, for example, by Johnson *et al.*'s *Quick Propagation Graphs* [161], or Ramalingam's *Compact Evaluation Graphs* [247]. Nowadays we have efficient algorithms that build such data-structures [233, 234, 159]. These data-structures work best when applied on partitioned variable problems.

As opposed to those approaches, the solution promoted by this chapter consists in an intermediate representation (IR) based evaluation graph, and has advantages and disadvantages when compared to the data-structure approach. The intermediate representation based approach has two disadvantages, which we have already discussed in the context of the standard SSA form. First it has to be maintained and at some point destructed. Second, because it increases the number of variables, it might add some overhead to analyses and transformations that do not require it. On the other hand, IR based solutions to sparse data-flow analyses have many advantages over data-structure based approaches. For instance, an IR allows concrete or abstract interpretation. Solving any coupled data-flow analysis problem along with a SEG was mentioned by Choi et al. [71] as an open problem. However, as illustrated by the conditional constant propagation problem described in Chapter 8, coupled data-flow analysis can be solved naturally in IR based evaluation graphs. Last, SSI is compatible with SSA extensions such as gated-SSA described in Chapter 14 which allows demand driven interpretation.

The data-flow analyses discussed in this chapter are well-known in the literature. Class inference was used by Chambers *et al.* in order to compile Self programs more efficiently [67]. Nanda and Sinha have used a variant of nullpointer analysis to find which method dereferences may throw exceptions, and which may not [215]. Ananian [9], and later Singer [271], have showed how to use the SSI representation to do partial redundancy elimination sparsely. In addition to being used to eliminate redundant array bound checks [37], the e-SSA form has been used to solve Taint Analysis [257], and range analysis [286, 128]. Stephenson *et al.* [282] described a bit-width analysis that is both forward, and backwards, taking information from definitions, uses and conditional tests. For another example of bidirectional bitwidth analysis, see Mahlke *et al.*'s algorithm [199]. The type inference analysis that we mentioned in Figure 13.5 was taken from Hochstadt *et al.*'s work [293].

control-flow graph SSA, graph data-flow graph|mainidx

CHAPTER 14

Graphs and Gating Functions

J. Stanier

Many compilers represent the input program as some form of graph in order to support analysis and transformation. Over time a cornucopia of program graphs have been presented in the literature and subsequentially implemented in real compilers. Many of these graphs use SSA concepts as the core principle of their representation, ranging from literal translations of SSA into graph form to more abstract graphs which are implicitly in SSA form. We aim to introduce a selection of program graphs which use these SSA concepts, and examine how they may be useful to a compiler writer.

A well-known graph representation is the Control-Flow Graph (CFG) which we encountered at the beginning of the book whilst being introduced to the core concept of SSA. The CFG models control flow in a program, but the graphs that we will study instead model *data flow*. This is useful as a large number of compiler optimizations are based on data flow analysis. In fact, all graphs that we consider in this chapter are all data-flow graphs.

In this chapter, we will look at a number of SSA-based graph representations. An introduction to each graph will be given, along with diagrams to show how sample programs look when translated into that particular graph. Additionally, we will describe the techniques that each graph was created to solve, with references to the literature for further research.

For this chapter, we assume that the reader already has familiarity with SSA (see Chapter 1) and the applications that it is used for.

14.1 Data-flow graphs

.

Since all of the graphs in this chapter are data-flow graphs, let us define them. A data-flow graph (DFG) is a directed graph G = (V, E) where the edges *E* represent

14 Graphs and Gating Functions — (J. Stanier)

SSA graph use-def chains SSA graph, demand-based

the flow of data from the result of one instruction to the input of another. An instruction executes once all of its input data values have been computed. When an instruction executes, it produces a new data value which is propagated to other connected instructions.

Whereas the CFG imposes a total ordering on instructions - the same ordering that the programmer wrote them in - the DFG has no such concept of ordering; it just models the flow of data. This means that it typically needs a companion representation such as the CFG to ensure that optimized programs are still correct. However, with access to both the CFG and DFG, optimizations such as dead code elimination, constant folding and common subexpression elimination can be performed effectively. But this comes at a price: keeping both graphs updated during optimization can be costly and complicated.

14.2 The SSA graph

We begin our exploration with a graph that is a literal representation of SSA: the SSA Graph. The SSA Graph can be constructed from a program in SSA form by explicitly adding use-def chains. To demonstrate what the graph looks like, we present some sample code in Figure 14.1 which is then translated into an SSA Graph.

An SSA Graph consists of vertices that represent instructions (such as + and print) or ϕ -functions, and directed edges that connect uses to definitions of values. The outgoing edges of a vertex represent the arguments required for that instruction, and the ingoing edge(s) to a vertex represent the propagation of the instruction's result(s) after they have been computed. We call these types of graph *demand-based* representations. This is because in order to compute a instruction, we must first *demand* the results of the operands.

Although the textual representation of SSA is much easier for a human to read, the primary benefit of representing the input program in graph form is that the compiler writer is able to apply a wide array of graph-based optimizations by using standard graph traversal and transformation techniques.

In the literature, the SSA Graph has been used to detect induction variables in loops (see Chapter 10), for performing instruction selection(see 19), operator strength reduction, rematerialization, and has been combined with an extended SSA language to support compilation in a parallelizing compiler. The reader should note that the exact specification of what constitutes an SSA Graph changes from paper to paper. The essence of the intermediate representation (IR) has been presented here, as each author tends to make small modifications for their particular implementation.




Fig. 14.1 Some SSA code translated into an SSA graph. Note how edges *demand* the input values for a node.

14.2.1 Finding induction variables with the SSA graph

We illustrate the usefulness of the SSA Graph through a basic induction variable (IV) recognition technique. A more sophisticated technique is developed in Chapter 10. Given that a program is represented as an SSA Graph, the task of finding induction variables is simplified. A *basic linear induction variable i* is a variable that appears only in the form:

1 i = 102 while <cond> do 3 \dots 4 i = i + k5 \dots

where k is a constant or loop invariant. A simple IV recognition algorithm is based on the observation that each basic linear induction variable will belong to a non-trivial strongly connected component (SCC) in the SSA graph. SCCs can 14 Graphs and Gating Functions — (J. Stanier)

program dependence graph parallelization PDG, statement nodes PDG, predicate nodes PDG, region nodes

be easily discovered in linear time using any depth first search traversal. Each such SCC must conform to the following constraints:

- The SCC contains only one ϕ -function at the header of the loop.
- The SCC contains only addition and subtraction operators, and the right operand of the subtraction is not part of the SCC (e.g. no i = n i assignments).
- The other operand of each addition or subtraction is loop invariant.

This technique can be expanded to detect a variety of other classes of induction variables, such as wraparound variables, non-linear induction variables and nested induction variables. Scans and reductions also show a similar SSA Graph pattern and can be detected using the same approach.

14.3 Program dependence graph

The Program Dependence Graph (PDG) represents both control and data dependencies together in one graph. The PDG was developed to support optimizations requiring reordering of instructions and graph rewriting for parallelism, as the strict ordering of the CFG is relaxed and complemented by the presence of data dependence information. The PDG is a directed graph G = (V, E) where nodes V are statements, predicate expressions or region nodes, and edges E represent either control or data dependencies. Thus, the set of all edges E has two distinct subsets: the control dependence subgraph E_C and the data dependence subgraph E_D .

Statement nodes represent instructions in the program. Predicate nodes test a conditional statement and have true and false edges to represent the choice taken on evaluation of the predicate. Region nodes group control dependencies with identical source and label together. If the control dependence for a region node is satisfied, then it follows that all of its children can be executed. Thus, if a region node has three different control-independent statements as immediate children, then those statements could potentially be executed in parallel. Diagrammatically, rectangular nodes represent statements, diamond nodes predicates, and circular nodes are region nodes. Dashed edges represent control dependence, and solid edges represent data dependence. Loops in the PDG are represented by back edges in the control dependence subgraph. We show example code translated into a PDG in Figure 14.2.

Building a PDG is a multi-stage process involving:

- Construction of the postdominator tree.
- Use of the postdominator tree to generate the control dependence subgraph.
- Insertion of region nodes.
- Construction of DAGs for each basic block which are then joined to create the data dependence subgraph.




Fig. 14.2 Example code translated into a PDG. Dashed/full edges respectively represent control/data dependencies.

Let's explore this construction process in more detail.

An ENTRY node is added with one edge labeled true pointing to the CFG entry node, and another labeled false going to the CFG exit node.

Before constructing the rest of the control dependence subgraph E_C , let us define control dependence. A node w is said to be control dependent on edge (u, v) if w post-dominates v and w does not strictly post-dominate u. Control dependence between nodes is equivalent to the post-dominance frontier on the reversed CFG. To compute the control dependence subgraph, the post dominator tree is constructed for the CFG. Then, the control dependence edges from u to ware labeled with the boolean value taken by the predicate computed in u when branching on edge (u, v). Then, let S consists of all edges (A, B) in the CFG such that B is not an ancestor of A in the post dominator tree. Each of these edges has an associated label true or false. Then, each edge in S is considered in turn. Given (A, B), the post dominator tree is traversed backwards from B until we reach A's parent, marking all nodes visited (including B) as control dependent on A with the label of S.

Next, region nodes are added to the PDG. Each region node summarizes a set of control conditions and "groups" all nodes with the same set of control

parallelization

conditions together. Region nodes are also inserted so that predicate nodes will only have two successors. To begin with, an unpruned PDG is created by checking, for each node of the CFG, which control region it depends on. This is done by traversing the post dominator tree in post order, and mapping sets of control dependencies to region nodes. For each node N visited in the post dominator tree, the map is checked for an existing region node with the same set CD of control dependencies. If none exists, a new region node R is created with these control dependencies and entered into the map. R is made to be the only control dependence predecessor of N. Next, the intersection INT of CD is computed for each immediate child of N in the post dominator tree. If INT = CD then the corresponding dependencies are removed from the child and replaced with a single dependence on the child's control predecessor. Then, a pass over the graph is made to make sure that each predicate node has a unique successor for each boolean value. If more than one exists, the corresponding edges are replaced by a single edge to a freshly created region node that itself points to the successor nodes.

Finally, the data dependence subgraph is generated. This begins with the construction of DAGs for each basic block where each upwards reaching leaf is called a *merge node*. Data flow analysis is used to compute reaching definitions. All individual DAGs are then connected together: edges are added from definitions nodes to the corresponding merge nodes that may be reached. The resulting graph is the data dependence subgraph, and PDG construction is complete.

The PDG has been used for generating code for parallel architectures and has also been used in order to perform accurate program slicing and testing.

14.3.1 Detecting parallelism with the PDG

An instruction scheduling algorithm running on a CFG lacks the necessary dataflow information to make decisions about parallelisation.^{*} It requires additional code transformations such as loop unrolling or if-conversion (see Chapter 20) in order to expose any instruction-level parallelism.

However, the structure of the PDG can give the instruction scheduler this information for free. Any node of a CFG loop that is not contained in an strongly-connected component of the PDG (using *both* control and data dependence edges) can be parallelized.

In the example in Figure 14.2, since the instruction A[i]=a in the loop does not form a strongly-connected component in the PDG, it can be vectorized provided that variable *a* has a private scope. On the other hand, because of the circuit involving the test on *a*, the instruction a=2*B[i] cannot.

14.4 Gating functions and GSA

In SSA form, ϕ -functions are used to identify points where variable definitions converge. However, they cannot be directly *interpreted*, as they do not specify the condition which determines which of the variable definitions to choose. By this logic, we cannot directly interpret the SSA Graph. Being able to interpret our IR is a useful property as it gives the compiler writer more information when implementing optimizations, and also reduces the complexity of performing code generation. Gated Single Assignment form (GSA– sometimes called Gated SSA) is an extension of SSA with *gating functions*. These gating functions are directly interpretable versions of ϕ -nodes, and replace ϕ -nodes in the representation. We usually distinguish the three following forms of gating functions:

- The ϕ_{if}^* function explicitly represents the condition which determines which ϕ value to select. A ϕ_{if} function of the form $\phi_{if}(p, v_1, v_2)$ has p as a predicate, and v_1 and v_2 as the values to be selected if the predicate evaluates to true or false respectively. This can be read simply as *if-then-else*.
- The ϕ_{entry} function is inserted at loop headers to select the initial and loop carried values. A ϕ_{entry} function of the form $\phi_{entry}(v_{init}, v_{iter})$, has v_{init} as the initial input value for the loop, and v_{iter} as the iterative input. We replace ϕ -functions at loop headers with ϕ_{entry} functions.
- The ϕ_{exit} function determines the value of a variable when a loop terminates. A ϕ_{exit} function of the form $\phi_{exit}(p, v_{exit})$ has *P* as predicate and v_{exit} as the definition reaching beyond the loop.

It is easiest to understand these gating functions by means of an example. Figure 14.3 shows how our earlier code in Figure 14.2 translates into GSA form. Here, we can see the use of both ϕ_{entry} and ϕ_{exit} gating functions. At the header of our sample loop, the ϕ -function has been replaced by a ϕ_{entry} function which determine between the initial and iterative value of *i*. After the loop has finished executing, the nested ϕ_{exit} function selects the correct live-out version of *a*.

This example shows several interesting points. First, the semantic of both the ϕ_{exit} and ϕ_{if} are strict in their gate: here a_1 or $\phi_{exit}(q, a_2)$ are not evaluated before p is known ¹. Similarly, a ϕ_{if} function that results from the nested if-then-else code of Figure 14.4 would be itself nested as $a = \phi_{if}(p, \phi_{if}(q, a_2, a_3), a_1)$. Second, this representation of the program does not allow for an interpreter to decide whether an instruction with a side effect (such as $A[i_1] = a_2$ in our running example) has to be executed or not. Finally, computing the values of gates is highly related to the simplification of path expressions: in our running example a_2 should be selected when the path $\neg p$ followed by q (denoted $\neg p.q$) is taken while a_1 should be selected either when the path $\neg p.r$ is taken or when the

gated single assignment gating functions ϕ_{if} -function ϕ_{entry} -function ϕ_{exir} -function

¹ As opposed to the ψ -function described in Chapter 15 that would use syntax such as $a_3 = \phi((p \land \neg q)?a_1, (\neg p \land q)?a_2)$ instead.




Fig. 14.3 A graph representation of our sample code in (demand-based) GSA form.

path $\neg p.\neg r$ is taken which simplifies to $\neg p$. Diverse approaches can be used to generate the correct nested ϕ_{if} or ϕ_{exit} gating functions.




Fig. 14.4 (a) A structured code; (b) the PDG (with region nodes ommited); (c) the DAG representation of the nested gated ϕ_{if}

14.4 Gating functions and GSA

The most natural way uses a data-flow analysis that computes, for each program points and each variable, its unique reaching definition and the associated set of reaching paths. This set of paths is abstracted using a *path expression*. If the code is not already under SSA, and if at a merge point of the CFG its predecessor basic blocks are reached by different variables, a ϕ -function is inserted. The gates of each operand is set to the path expression of its corresponding incoming edge. If a unique variable reaches all the predecessor basic blocks, the corresponding path expressions are merged. Of course, a classical path compression technique can be used to minimize the number of visited edges. One can observe the similarities with the ϕ -function placement algorithm described in Section 4.4.

There also exists a relationship between the control dependencies and the gates: from a code already under strict and conventional SSA form, one can derive the gates of a ϕ_{if} function from the control dependencies of its operands. This relationship is illustrated by Figure 14.4 in the simple case of a structured code.

These gating functions are important as the concept will form components of the Value State Dependence Graph later. GSA has seen a number of uses in the literature including analysis and transformations based on data flow. With the diversity of applications (see chapters 23 and 10), many variants of GSA have been proposed. Those variations concern the correct handling of loops in addition to the computation and representation of gates.

By using gating functions it becomes possible to construct IRs based solely on data dependencies. These IRs are sparse in nature compared to the CFG, making them good for analysis and transformation. This is also a more attractive proposition than generating and maintaining both a CFG and DFG, which can be complex and prone to human error. One approach has been to combine both of these into one representation, as is done in the PDG. Alternatively, we can utilize gating functions along with a data-flow graph for an effective way of representing whole program information using data-flow information.

14.4.1 Backwards symbolic analysis with GSA

GSA is useful for performing symbolic analysis. Traditionally, symbolic analysis is performed by forward propagation of expressions through a program. However, complete forward substitution is expensive and can result in a large quantity of unused information and complicated expressions. Instead, *backward*, demand-

197

analysis, symbolic

14 Graphs and Gating Functions — (J. Stanier)

analysis, demand-driven value state dependence graph VSDG

driven substitutions can be performed using GSA which only substitutes *needed* information. Consider the following program:

1 $JMAX \leftarrow EXPR$	
2 if <i>p</i> then	
$3 \qquad J \leftarrow JMAX - 1$	
4 else	
$5 \qquad \qquad J \leftarrow JMAX$	
6 assert ($J \leq JMAX$)	

If forward substitutions were to be used in order to determine whether the assertion is correct, then the symbolic value of *J* must be discovered, starting at the top of the program in statement at line 1. Forward propagation through this program results in statement at line 6 being

assert (if *p* then EXPR - 1 else EXPR) $\leq EXPR$)

thus the **assert**() statement evaluates to true. In real, non-trivial programs, these expressions can get unnecessarily long and complicated.

Using GSA instead allows for backwards, demand-driven substitutions. The program above has the following GSA form:

 $JMAX_1 \leftarrow EXPR$ **if** p **then** $| J_1 \leftarrow JMAX_1 - 1$ 4 **else** $| J_2 \leftarrow JMAX_1$ $J_3 \leftarrow \phi_{ij}(p, J_1, J_2)$ **assert** $(J_3 \leq JMAX_1)$

Using this backwards substitution technique, we start at statement on line 7, and follow the SSA links of the variables from J_3 . This allows for skipping of any intermediate statements that do not affect variables in this statement. Thus the substitution steps are:

 $J_3 = \phi_{if}(p, J_1, J_2)$ = $\phi_{if}(p, JMAX_1 - 1, JMAX_1)$

The backwards substitution then stops because enough information has been found, avoiding the redundant substitution of $JMAX_1$ by EXPR. In non-trivial programs this can greatly reduce the number of redundant substitutions, making symbolic analysis significantly cheaper.

14.5 Value state dependence graph

The gating functions defined in the previous section were used in the development of a sparse data-flow graph IR called the Value State Dependence Graph

14.5 Value state dependence graph

(VSDG). The VSDG is a directed graph consisting of operation nodes, loop and merge nodes together with value and state dependency edges. Cycles are permitted but must satisfy various restrictions. A VSDG represents a single procedure: this matches the classical CFG. An example VSDG is shown in Figure 14.5.




Fig. 14.5 A recursive factorial function, whose VSDG illustrates the key graph components—value dependency edges (solid lines), state dependency edges (dashed lines), a const node, a call node, a γ -node, a conditional node, and the function entry and exit nodes.

14.5.1 Definition of the VSDG

A VSDG is a labeled directed graph $G = (N, E_V, E_S, \ell, N_0, N_\infty)$ consisting of nodes N (with unique entry node N_0 and exit node N_∞), value dependency edges

VSDG, serializing edge VSDG, value nodes VSDG, γ-nodes VSDG, θ-nodes VSDG, state nodes VSDG, γ-nodes VSDG, θ-nodes

 $E_V \subseteq N \times N$, state dependency edges $E_S \subseteq N \times N$. The labelling function ℓ associates each node with an operator.

The VSDG corresponds to a reducible program, e.g. there are no cycles in the VSDG except those mediated by θ -nodes(loop).

Value dependency (E_V) indicates the flow of values between nodes. State dependency (E_S) represents two things; the first is essentially a sequential dependency required by the original program, e.g. a given load instruction may be required to follow a given store instruction without being re-ordered, and a return node in general must wait for an earlier loop to terminate even though there might be no value-dependency between the loop and the return node. The second purpose is that state dependency edges can be added incrementally until the VSDG corresponds to a unique CFG. Such state dependency edges are called *serializing* edges.

The VSDG is implicitly represented in SSA form: a given operator node, n, will have zero or more E_V -consumers using its value. Note that, in implementation terms, a single register can hold the produced value for consumption at all consumers; it is therefore useful to talk about the idea of an output *port* for n being allocated a specific register, r, to abbreviate the idea of r being used for each edge (n_1, n_2) where $n_2 \in succ(n_1)$.

There are four main classes of VSDG nodes: value nodes (representing pure arithmetic), γ -nodes (conditionals), θ -nodes (loops), and state nodes (side effects). The majority of nodes in a VSDG generate a value based on some computation (add, subtract, etc.) applied to their dependent values (constant nodes, which have no dependent nodes, are a special case).

γ -nodes

The γ -node is similar to the ϕ_{if} gating function in being dependent on a control predicate, rather than the control-independent nature of SSA ϕ -functions. A γ -node $\gamma(C:p, T: v_{true}, F: v_{false})$ evaluates the condition dependency p, and returns the value of v_{true} if p is true, otherwise v_{false} . We generally treat γ -nodes as single-valued nodes (contrast θ -nodes, which are treated as tuples), with the effect that two separate γ -nodes with the same condition can be later combined into a tuple using a single test. Figure 14.6 illustrates two γ -nodes that can be combined in this way. Here, we use a pair of values (2-tuple) of values for prots T and F. We also see how two syntactically different programs can map to the same structure in the VSDG.

θ -nodes

The θ -node models the iterative behavior of loops, modeling loop state with the notion of an *internal value* which may be updated on each iteration of the loop. It has five specific elements which represent dependencies at various stages of

computation. The θ -node corresponds to a merge of the ϕ_{entry} and ϕ_{exit} nodes in Gated SSA. A θ -node $\theta(C : p, I : v_{init}, R : v_{return}, L : v_{iter}, X : v_{exit})$ sets its internal value to initial value v_{init} then, while condition value p holds true, sets v_{iter} to the current internal value and updates the internal value with the repeat value v_{return} . When p evaluates to false computation ceases and the last internal value is returned through v_{exit} .

A loop which updates *k* variables will have: a single condition *p*, initial values $v_{init}^1, \ldots, v_{init}^k$, loop iterations $v_{iter}^1, \ldots, v_{iter}^k$, loop returns $v_{return}^1, \ldots, v_{return}^k$, and loop exits $v_{exit}^1, \ldots, v_{exit}^k$. The example in Figure 14.7 also shows a pair (2-tuple) of values being used on ports *I*, *R*, *L*, *X*, one for each loop-variant value.

The θ -node directly implements pretest loops (while, for); post-test loops (do...while, repeat...until) are synthesized from a pre-test loop preceded by a duplicate of the loop body. At first this may seem to cause unnecessary duplication of code, but it has two important benefits: (1) it exposes the first loop body iteration to optimization in post-test loops (cf. loop-peeling), and (2) it normalizes all loops to one loop structure, which both reduces the cost of optimization, and increases the likelihood of two schematically dissimilar loops being isomorphic in the VSDG.




Fig. 14.6 Two different code schemes map to the same γ -node structure.

VSDG, state nodes dead node elimination dead code elimination




Fig. 14.7 An example showing a for loop. Evaluating **X** triggers it to evaluate the **I** value (outputting the value **L**). While **C** evaluates to true, it evaluates the **R** value (which in this case also uses the θ -node's **L** value). When **C** is false, it returns the final internal value through **X**. As i is not used after the loop there is is no dependency on i at **X**.

State nodes

Loads and stores compute a value and state. The call node takes both the name of the function to call and a list of arguments, and returns a list of results; it is treated as a state node as the function body may read or update state.

We maintain the simplicity of the VSDG by imposing the restriction that *all* functions have *one* return node (the exit node N_{∞}), which returns at least one result (which will be a state value in the case of void functions). To ensure that function calls and definitions are able to be allocated registers easily, we suppose that the number of arguments to, and results from, a function is smaller than the number of physical registers—further arguments can be passed via a stack as usual.

Note also that the VSDG neither forces loop invariant code into nor out-of loop bodies, but rather allows later phases to determine, by adding serializing edges, such placement of loop invariant nodes for later phases.

14.5.2 Dead node elimination with the VSDG

By representing a program as a VSDG, many optimizations become trivial. For example, consider dead node elimination^{*}(Figure 14.1). This combines both dead code elimination^{*} and unreachable code elimination. Dead code generates VSDG nodes for which there is no value or state dependency path from the return node, i.e., the result of the function does not in any way depend on the results of the dead nodes. Unreachable code generates VSDG nodes that are either dead, or

14.6 Further readings

become dead after some other optimization. Thus, a *dead node* is a node that is not post dominated by the exit node N_{∞} . To perform dead node elimination, only two passes are required over the VSDG resulting in linear runtime complexity: one pass to identify all of the live nodes, and a second pass to delete the unmarked (i.e., dead) nodes. It is safe because all nodes which are deleted are guaranteed never to be reachable from the return node.

scalar evolution code selection strenght reduction rematerialization parallelisation program dependence graph

Algorithm 14.1: Dead node elimination on the VSDG.
1 Input: A VSDG $G(N, E_V, E_S, N_\infty)$ with zero or more dead nodes
2 Output: A VSDG with no dead nodes
3 WalkAndMark(N_{∞}, G)
4 DeleteMarked(G)
5 Function <i>WalkAndMark(n,G)</i>
6 if <i>n</i> is marked then return
7 mark <i>n</i>
8 foreach node $m \in N \land (n, m) \in (E_V \cup E_S)$ do
9 WalkAndMark(m)
- 10 Function DeleteMarked(G)
11 foreach node $n \in N$ do
$\begin{array}{c c c c c c c c c c c c c c c c c c c $

14.6 Further readings

A compiler's intermediate representation can be a graph, and many different graphs exist in the literature. We can represent the control flow of a program as a Control-Flow Graph (CFG) [5], where straight-line instructions are contained within basic blocks and edges show where the flow of control may be transferred to once leaving that block. A CFG is traditionally used to convert a program to SSA form [94]. We can also represent programs as a type of Data-flow Graph (DFG) [107, 108], and SSA can be represented in this way as an SSA Graph [88]. An example was given that used the SSA Graph to detect a variety of induction variables in loops [315, 132]. It has also been used for performing instruction selection techniques [113, 264], operator strength reduction [88], rematerialization [55], and has been combined with an extended SSA language to aid compilation in a parallelizing compiler [283].

The Program Dependence Graph (PDG)^{*} as defined by Ferrante et al. [124] represents control and data dependencies in one graph. Their definition of control dependencies that turns out to be equivalent to the post-dominance frontier

program slicing gated single assignment

leads to confusions at it uses a non-standard definition of post-dominance. We choose to report the definition of Bilardi and Pingali [33]. Section 14.3 mentions possible abstractions to represent data dependencies for dynamically allocated objects. Among others, the book of Darte et al. [97] provides a good overview of such representations. The PDG has been used for program slicing^{*}[224], testing [24], and widely for parallelization [123, 122, 269, 25].

Gating functions can be used to create directly interpretable ϕ -functions. These are used in Gated Single Assignment Form. Alpern et al. [8] presented a precursor of GSA for structured code, to detect equality of variables. This chapter adopts their notations, i.e., a ϕ_{if} for a if-then-else construction, a ϕ_{entry} for the entry of a loop, and a ϕ_{exit} for its exit. The original usage of GSA was by Ballance et al. [223] as an intermediate stage in the construction of the Program Dependence Web IR. Further GSA papers replaced ϕ_{if} by γ , ϕ_{entry} by μ , and ϕ_{exit} by η . Havlak [146] presented an algorithm for construction of a simpler version of GSA—Thinned GSA—which is constructed from a CFG in SSA form. The construction technique sketched in this chapter is developed in more detail in [298]. GSA has been used for a number of analyses and transformations based on data flow. The example given of how to perform backwards demand-driven symbolic analysis using GSA has been borrowed from [299]. If conversion (see Chapter 20), converts control dependencies into data dependencies. To avoid the potential loss of information related to the lowering of ϕ -functions into conditional moves or select instructions, gating ψ -functions (see Chapter 15) can be used.

We then described the Value State Dependence Graph (VSDG) [158], which is an improvement on a previous, unmentioned graph, the Value Dependence Graph [312]. It uses the concept of gating functions, data dependencies and state to model a program. We gave an example of how to perform dead node elimination on the VSDG. Detailed semantics of the VSDG are available [158], as well as semantics of a related IR: the Gated Data Dependence Graph [301]. Further study has taken place on the problem of generating code from the VSDG [300, 186, 279], and it has also been used to perform a combined register allocation and code motion algorithm [157].

single definition property predicated execution guard predicate

CHAPTER 15

Psi-SSA Form

F. de Ferrière

In the SSA representation, each definition of a variable is given a unique name, and new pseudo definitions are introduced on ϕ -functions to merge values coming from different control-flow paths. An example is given figure 15.1(b). Each definition is an unconditional definition, and the value of a variable is the value of the expression on the unique assignment to this variable. This essential property of the SSA representation does not any longer hold when definitions may be conditionally executed. When a variable is defined by a predicated operation, the value of the variable will or will not be modified depending on the value of a guard register. As a result, the value of the variable after the predicated operation is either the value of the expression on the assignment if the predicate is true, or the value the variable had before this operation if the predicate is false. This is represented in figure 15.1(c) where we use the notation p? a = op to indicate that an operation a = op is executed only if predicate p is true, and is ignored otherwise. We will also use the notation \overline{p} to refer to the complement of predicate p. The goal of the ψ -SSA form advocated in this chapter is to express these conditional definitions while keeping the static single assignment property.

(a) non-SSA	(b) SSA	(c) With predication	(d) ψ -SSA
=a	$=a_3$	$=a_{??}$	$=a_3$
-	$a_3 = \phi(a_1, a_2)$,	$a_3 = \psi(a_1, p; a_2)$
a = op2;	$a_2 = op2;$	$p? a_2 = op2;$	$p? a_2 = op2;$
then	then		
if (p)	if (p)		
a = op1;	$a_1 = op1;$	$a_1 = op1;$	$a_1 = op1;$

Fig. 15.1 SSA representation

Gated-SSA form dependence, flow- 15 ψ -function back-end, compiler guard gate predicate

dependence, flow-15.1 Definition and construction

Predicated operations are used to convert control-flow regions into straight-line code. Predicated operations may be used by the intermediate representation in an early stage of the compilation process as a result of inlining intrinsic functions. Later on, the compiler may also generate predicated operations through if-conversion optimizations as described in Chapter 20.

In figure 15.1(c), the use of a on the last instruction refers to the variable a_1 if p is false, or to the variable a_2 if p is true. These multiple reaching definitions on the use of *a* cannot be represented by the standard SSA representation. One possible representation would be to use the Gated-SSA form, presented in Chapter 14. In such a representation, the ϕ -function would be augmented with the predicate p to tell which value between a_1 and a_2 is to be considered. However, Gated-SSA is a completely different intermediate representation where the control flow is no longer represented. This representation is more suited for program interpretation than for optimizations at code generation level as addressed in this chapter. Another possible representation would be to add a reference to a_1 on the definition of a_2 . $p ? a_2 = op2 | a_1$ would have the following semantic: a_2 takes the value computed by op2 if p is true, or holds the value of a_1 if p is false. The use of a on the last instruction of Figure 15.1(c) would now refer to the variable a_2 , which holds the correct value. The drawback of this representation is that it adds dependencies between operations (here a flow dependence from op1 to op2), which would prevent code reordering for scheduling.


Our solution is presented in figure 15.1(d). The ϕ -function of the SSA code with control flow is "replaced" by a ψ -function on the corresponding predicated code, with information on the predicate associated with each argument. This representation is adapted to code optimization and code generation on a low-level intermediate representation. A ψ -function $a_0 = \psi(p_1; a_1, \ldots, p_i; a_i, \ldots, p_n; a_n)$ defines one variable, a_0 , and takes a variable number of arguments a_i ; each argument a_i is associated with a predicate p_i . In the notation, the predicate p_i will be omitted if $p_i \equiv \text{true}$.

15.1 Definition and construction

A ψ -function has the following properties:

- It is an operation : A ψ -function is a regular operation. It can occur at any location in a basic block where a regular operation is valid. Each argument a_i , and each predicate p_i , must be dominated by its definition.
- *It is predicated* : A ψ -function is a predicated operation, under the predicate $\bigcup_{k=1}^{n} p_k$, although this predicate is not explicit in the representation.
- It has an ordered list of arguments : The order of the arguments in a ψ -function is significant. A ψ -function is evaluated from left to right. The value of a ψ -function is the value of the right most argument whose predicate evaluates to true.
- *Rule on predicates* : The predicate p_i associated with the argument a_i in a ψ -function must be included in or equal to the predicate on the definition of the variable a_i . In other words, for the code $q ? a_i = \text{op}; a_0 = \psi(\dots, p_i?a_i, \dots)$, we must have $p_i \subseteq q$ (or $p_i \Rightarrow q$).

```
if (p)
then
                                                           p? a_1 = 1;
  a_1 = 1;
else
  a_2 = -1;
                                                           \overline{p}? a_2 = -1;
x_1 = \phi(a_1, a_2)
                                                                x_1 = \psi(p?a_1, \overline{p}?a_2)
if (q)
then
  a_3 = 0;
                                                           q? a_3 = 0;
                                                                x_2 = \psi(p?a_1, \overline{p}?a_2, q?a_3)
x_2 = \phi(x_1, a_3)
 (a) control-flow code
                                                                 (b) Predicated code
```



A ψ -function can represent cases where variables are defined on arbitrary independent predicates such as p and q in the example of Figure 15.2 : For this example, during the SSA construction a unique variable a was renamed into the variables a_1 , a_2 and a_3 and the variables x_1 and x_2 were introduced to merge values coming from different control-flow paths. In the control-flow version of the code, there is a control-dependence between the basic-block that defines x_1 and the operation that defines a_3 , which means the definition of a_3 must be executed after the value for x_1 has been computed. In the predicated form of this example, there is no longer any control dependencies between the definitions of a_1 , a_2 and a_3 . A compiler transformation can now freely move these definitions independently of each other, which may allow more optimizations to be performed on this code. However, the semantics of the original code requires that the definition of a_3 occurs after the definitions of a_1 and a_2 . The order of the arguments in a ψ -function gives information on the original order of the

construction, of ψ -SSA renaming, of variables if-conversion def-use chains

definitions. We take the convention that the order of the arguments in a ψ -function is, from left to right, equal to the original order of their definitions, from top to bottom, in the control-flow dominance tree of the program in a non-SSA representation. This information is needed to maintain the correct semantics of the code during transformations of the ψ -SSA representation and to revert the code back to a non ψ -SSA representation.

The construction of the ψ -SSA representation is a small modification on the standard algorithm to built an SSA representation (see Section 3.1). The insertion of ψ -functions is performed during the SSA renaming phase. During the SSA renaming phase, basic blocks are processed in their dominance order, and operations in each basic block are scanned from top to bottom. On an operation, for each predicated definition of a variable, a new ψ -function will be inserted just after the operation : Consider the definition of a variable x under predicate p_2 (p_2 ? x = op); suppose x_1 is the current version of x before to proceeding op, and that x_1 is defined through predicate p_1 (possibly true); after renaming x into a freshly created version, say x_2 , a ψ -function of the form $x = \psi(p_1 x_1, p_2 x_1)$, is inserted right after op. Then renaming of this new operation proceeds. The first argument of the ψ -function is already renamed and thus is not modified. The second argument is renamed into the current version of x which is x_2 . On the definition of the ψ -function, the variable x is given a new name, x_3 , which becomes the current version for further references to the x variable. This insertion and renaming of a ψ -function is shown on Figure 15.3.

p_2 ? $x = op$	p_2 ? $x = op$	p_2 ? $x_2 = op$	p_2 ? $x_2 = op$
	$x = \psi(p_1?x_1, p_2?x)$	$x = \psi(p_1?x_1, p_2?x)$	$x_3 = \psi(p_1?x_1, p_2?x_2)$
(a) Initial	(b) ψ -insertion	(c) op-renaming	(d) ψ -renaming

Fig. 15.3 Construction and renaming of ψ -SSA

 ψ -functions can also be introduced in an SSA representation by applying an ifconversion transformation, such as the one that is described in Chapter 20.*Local transformations on control-flow patterns can also require to replace ϕ -functions by ψ -functions.

15.2 SSA algorithms

With this definition of the ψ -SSA representation, implicit data-flow links to predicated operations are now explicitly expressed through ψ -functions. Usual algorithms that perform optimizations or transformations on the SSA representation can now be easily adapted to the ψ -SSA representation, without compromising the efficiency of the transformations performed. Actually, within the ψ -SSA representation, predicated definitions behave exactly the same as non predicated ones for optimizations on the SSA representation. Only the ψ -functions have to be treated in a specific way. As an example, the classical constant propagation algorithm under SSA can be easily adapted to the ψ -SSA representation. In this algorithm, the only modification is that ψ -functions have to be handled with the same rules as the ϕ -functions. Other algorithms such as dead code elimination (see Chapter 3), global value numbering, partial redundancy elimination (see Chapter 11), and induction variable analysis (see Chapter 10), are examples of algorithm that can easily be adapted to this representation with minor efforts.


constant propagation dead code elimination global vale numbering partial redundancy elimination induction variable recognition ψ -inlining ψ -reduction ψ -projection predication

15.3 Psi-SSA algorithms

In addition to standard algorithms that can be applied to ψ -functions and predicated code, a number of specific transformations can be performed on the ψ functions, namely ψ -inlining, ψ -reduction, ψ -projection, ψ -permutation and ψ -promotion. For a ψ -function $a_0 = \psi(p_1; a_1, ..., p_i; a_i, ..., p_n; a_n)$, those transformations are defined as follows:

 ψ -inlining recursively replaces in a ψ function an argument a_i that is defined on another ψ function by the arguments of this other ψ -function. The predicate p_i associated with argument a_i will be distributed with an and operation over the predicates associated with the inlined arguments. This is shown in figure 15.4.

```
\begin{array}{ll} a_1 = \operatorname{opl} & a_1 = \operatorname{opl} \\ p_2 & a_2 = \operatorname{op2} & p_2 & a_2 = \operatorname{op2} \\ x_1 = \psi(a_1, p_2; a_2) & x_1 = \psi(a_1, p_2; a_2) // \operatorname{dead} \\ p_3 & a_3 = \operatorname{op3} & p_3 & a_3 = \operatorname{op3} \\ x_2 = \psi(p_1; x_1, p_3; a_3) & x_2 = \psi(p_1; a_1, p_1 \land p_2; a_2, p_3; a_3) \end{array}
```




 ψ -reduction removes from a ψ -function an argument a_i whose value will always be overridden by arguments on its right in the argument list. An argument a_i associated with predicate p_i can be removed if $p_i \subseteq \bigcup_{k=i+1}^n p_k$. This can be illustrated by the example of Figure 15.5.

 ψ -**projection**^{*} creates from a ψ -function a new ψ -function on a restricted predicate say p. In this new ψ -function, an argument a_i initially guarded by p_i shall be guarded by the conjunction $p_i \wedge p$. If p_i is known to be disjoint with p, a_i actually contributes no value to the ψ -function and thus can be removed. ψ -projection on predicate p is usually performed when the result of a ψ -function is used in an operation predicated by p. This is illustrated in Figure 15.6.

	210		15 Psi-SSA Form — (<i>F. de Ferrière</i>)
ψ -permutation	-	$a_1 = op1$	$a_1 = op1$
ψ -promotion		p_2 ? $a_2 = op2$	p_2 ? $a_2 = op2$
speculation		p_2 ? $a_3 = op3$	$\overline{p_2}$? $a_3 = op3$
predication, partial		$x_2 = \psi(a_1, p_2; a_2, \overline{p_2}; a_3)$	$x_2 = \psi(p_2?a_2, \overline{p_2}?a_3)$

Fig. 15.5 ψ -reduction. The first argument a_1 of the ψ -function can safely be removed

	p_2 ? $a_2 = op2$	p_2 ? $a_2 = op2$
	$\overline{p_2}$? $a_3 = \text{op3}$	$\overline{p_2}$? $a_3 = \text{op3}$
	$x_2 = \psi(p_2; a_2, \overline{p_2}; a_3)$	$x_2 = \psi(p_2; a_2, \overline{p_2}; a_3)$
		$x_3 = \psi(p_2; a_2)$
	p_2 ? $y_1 = x_2$	p_2 ? $y_1 = x_3$
lig 15.6	ψ_{1} -projection of r_{0} on p_{1} Second argument a_{0} can be removed	



 ψ -permutation^{*} changes the order of the arguments in a ψ -function. In a ψ -function the order of the arguments is significant. Two arguments in a ψ -function can be permuted if the intersection of their associated predicate in the ψ -function is empty. An example of such a permutation is shown on Figure 15.7.

$\overline{p_2}$? $a_3 = \text{op}3$	$\overline{p_2}$? $a_3 = \text{op}3$
p_2 ? $a_2 = op2$	p_2 ? $a_2 = op2$
$x_2 = \psi(p_2; a_2, \overline{p_2}; a_3)$	$x_2 = \psi(\overline{p_2}?a_3, p_2?a_2)$

Fig. 15.7 ψ -permutation of arguments a_2 and a_3

 ψ -**promotion** changes one of the predicates used in a ψ -function by a larger predicate. Promotion must obey the following condition so that the semantics of the ψ -function is not altered by the transformation : consider an operation $a_0 = \psi(p_1 n_1, ..., p_i n_i, ..., p_n n_n)$ promoted into $a_0 = \psi(p_1 n_1, ..., p_i n_i, ..., p_n n_n)$ with $p_i \subseteq p'_i$, then p'_i must fulfill

$$\left(p_i' \setminus \bigcup_{k=i}^n p_k\right) \cap \bigcup_{k=1}^{i-1} p_k = \emptyset$$
(15.1)

where $p'_i \setminus \bigcup_{k=i}^n p_k$ corresponds to the possible increase of the predicate of the ψ -function, $\bigcup_{k=1}^n p_k$. This promotion must also satisfy the properties of ψ -functions, and in particular, that the predicate associated with a variable in a ψ -function must be included in or equal to the predicate on the definition of that variable (which itself can be a ψ -function). A simple ψ -promotion is illustrated in Figure 15.8(c).

The ψ -SSA representation can be used on a partially predicated architecture, where only a subset of the instructions supports a predicate operand. Figure 15.8 shows an example where some code with control-flow edges was transformed into a linear sequence of instructions. Taking the example of an architecture

15.4 Psi-SSA destruction

if (p) then			speculation SSA!destruction phiweb
$a_1 = \text{ADD} \ i_1, 1;$	$a_1 = \text{ADD} i_1, 1;$	$a_1 = \text{ADD} \ i_1, 1;$	C-SSA
else			
$a_2 = \text{ADD} \ i_1, 2;$	$a_2 = \text{ADD} i_1, 2;$	$a_2 = \text{ADD} \ i_1, 2;$	
$x = \phi(a_1, a_2)$	$x = \psi(p?a_1, \overline{p}?a_2)$	$x = \psi(a_1, \overline{p}; a_2)$	
(a) Control flow	(b) ψ -SSA	(c) after ψ -promotion	

Fig. 15.8 ψ -SSA for partial predication. ψ -promotion of argument a_1

where the ADD operation cannot be predicated, the ADD operation must be speculated under the true predicate. On an architecture where the ADD operation can be predicated, it may also be profitable to perform speculation in order to reduce the number of predicates on predicated code and to reduce the number of operations to compute these predicates. Once speculation has been performed on the definition of a variable used in a ψ -function, the predicate associated with this argument can be promoted, provided that the semantic of the ψ -function is maintained (Equation 15.1).


Usually, the first argument of a ψ -function can be promoted under the true predicate. Also, when disjoint conditions are computed, one of them can be promoted to include the other conditions, usually reducing the number of predicates. A side effect of this transformation is that it may increase the number of copy instructions to be generated during the ψ -SSA destruction phase, as will be explained in the following section.

15.4 Psi-SSA destruction

The SSA destruction phase reverts an SSA representation into a non-SSA representation. This phase must be adapted to the ψ -SSA representation. This algorithm uses ψ - ϕ -webs to create a conventional ψ -SSA representation. The notion of ϕ -webs is *extended to ϕ and ψ operations so as to derive the notion of conventional ψ -SSA (ψ -C-SSA) form. A ψ - ϕ -web is a non empty, minimal, set of variables such that if two variables are referenced on the same ϕ or ψ -function then they are in the same ψ - ϕ -web. The property of the ψ -C-SSA form is that the renaming into a single variable of all variables that belong to the same ψ - ϕ -web, and the removal of the ψ and ϕ functions, results in a program with the same semantics as the original program.

Now, consider Figure 15.9 to illustrate the transformations that must be performed to convert a program from a ψ -SSA form into a program in ψ -C-SSA form.

$p? \ b = \\ a =$	p? b = a =	$p? \ b = \\ x =$
$u = \dots$	p? c = b	p? x = b
$x = \psi(a, p?b)$	$p: c = b$ $x = \psi(a, p?c)$	p: x - b
(a) ψ -T-SSA form	(b) ψ -C-SSA form	(c) non-SSA form
<i>a</i> =	<i>a</i> =	<i>x</i> =
$b = \dots$	$b = \dots$	$b = \dots$
	p? c = b	p? x = b
$x = \psi(a, p?b)$	$x = \psi(a, p?c)$	
(d) ψ -T-SSA form	(e) ψ -C-SSA form	(f) non-SSA form
<i>a</i> =	<i>a</i> =	$x = \dots$
	d = a	y = x
$p? \ b =$	$p? \ b =$	p? x =
q? c =	$q? \ c =$	q? y =
$x = \psi(a, p?b)$	$x = \psi(a, p?b)$	
$y = \psi(a,q?c)$	$y = \psi(d, q?c)$	
(g) ψ -T-SSA form	(h) ψ -C-SSA form	(i) non-SSA form
Non conventional 1/1 SSA (1/1 T SSA form 1/1 C SSA forms and n	on SSA form ofter destruction



Looking at the first example (Figure 15.9(a)), the dominance order of the definitions for the variables *a* and *b* differs from their order from left to right in the ψ -function. Such code may appear after a code motion algorithm has moved the definitions for *a* and *b* relatively to each other. Here, the renaming of the variables *a*, *b* and *x* into a single variable will not restore the semantics of the original program. The order in which the definitions of the variables *a*, *b* and *x* occur must be corrected. This is done through the introduction of the variable *c* that is defined as a predicated copy of the variable *b*, after the definition of *a*. Now, the renaming of the variables *a*, *c* and *x* into a single variable will result in the correct behavior.

In Figure 15.9(d) the definition of the variable *b* has been speculated. However, the semantics of the ψ -function is that the variable *x* will only be assigned the value of *b* when *p* is true. A new variable *c* must be defined as a predicated copy of the variable *b*, after the definition of *b* and *p*; in the ψ -function, variable *b* is then replaced by variable *c*. The renaming of variables *a*, *c* and *x* into a single variable will now follow the correct behavior.

In Figure 15.9(g), the renaming of the variables *a*, *b*, *c*, *x* and *y* into a single variable will not give the correct semantics. In fact, the value of *a* used in the second ψ -function would be overridden by the definition of *b* before the definition of the variable *c*. Such code will occur after copy folding has been applied on a ψ -SSA representation. We see that the value of *a* has to be preserved before the

definition of *b*. This is done through the definition of a new variable (*d* here), resulting in the code given in Figure 15.9(h). Now, the variables *a*, *b* and *x* can be renamed into a single variable, and the variables *d*, *c* and *y* will be renamed into another variable, resulting in a program in a non-SSA form with the correct behavior.

We will now present an algorithm that will transform a program from a ψ -SSA form into its ψ -C-SSA form. This algorithm is made of three parts.

- *Psi-normalize* : This phase puts all ψ -functions^{*}in what we call a *normalized* form.
- *Psi-web*: This phase grows ψ -webs from ψ -functions, and introduces repair code where needed such that each ψ -web is interference free.
- *Phi-web* : This phase is the standard SSA-destruction algorithm (e.g., see Chapter 21) with the additional constraint that all variables in a ψ -web must be coalesced together. This can be done using the pining mechanism presented in Chapter 21.

We detail now the implementation of each of the first two parts.

15.4.1 Psi-normalize

We define the notion of *normalized*- ψ ^{*}. The normalized form of a ψ -function has two characteristics:

- The order of the arguments in a normalized- ψ -function is, from left to right, equal to the order of their definitions, from top to bottom, in the control-flow dominance tree.
- The predicate associated with each argument in a normalized- ψ -function is equal to the predicate used on the unique definition of this argument.

These two characteristics correspond respectively to the two cases presented in Figure 15.9(a) and Figure 15.9(d). When some arguments of a ψ -function are also defined by ψ -functions, the normalized- ψ characteristics must hold on a virtual ψ -function where ψ -inlining has been performed on these arguments.

When ψ -functions are created during the construction of the ψ -SSA representation, they are naturally built in their normalized form. Later,^{*} transformations are applied to the ψ -SSA representation. Predicated definitions may be moved relatively to each others. Also, operation speculation and copy folding may enlarge the domain of the predicate used on the definition of a variable. These transformations may cause some ψ -functions to be in a non-normalized form.

 $\begin{array}{l} \textit{normalized-}\psi\\ \psi\textit{-web}\\ \textit{pining}\\ \textit{coalescing}\\ \textit{normalized-}\psi\\ \psi\textit{-}T\text{-}SSA \end{array}$

PSI-normalize implementation

Each ψ -function is processed independently. An analysis of the ψ -functions in a top down traversal of the dominator tree reduces the amount of repair code that is inserted during this pass. We only detail the algorithm for such a traversal.

For a ψ -function $a_0 = \psi(p_1; a_1, \dots, p_i; a_i, \dots, p_n; a_n)$, the argument list is processed from left to right. For each argument a_i , the predicate p_i associated with this argument in the ψ -function and the predicate used on the definition of this argument are compared. If they are not equal, a new variable a'_i is introduced and is initialized at the highest point in the dominator tree after the definition of a_i and p_i . a'_i is defined by the operation $p_i ? a'_i = a_i$. Then, a_i is replaced by a'_i in the ψ -function.

Then, we consider the dominance order of the definition for a_i , with the definition for a_{i-1} . When a_i is defined on a ψ -function, we recursively look for the definition of the first argument of this ψ -function, until a definition on a non- ψ -function is found. If the definition we found for a_i dominates the definition for a_{i-1} , some correction is needed. If the predicates p_{i-1} and p_i are disjoint, a ψ -permutation can be applied between a_{i-1} and a_i , so as to reflect into the ψ -function the actual dominance order of the definitions of a_{i-1} and a_i . If ψ -permutation cannot be applied, a new variable a'_i is created for repair. a'_i is defined by the operation p_i ? $a'_i = a_i$. This copy operation is inserted at the highest point that is dominated by the definitions of a_{i-1} and a_i . ¹ Then, a_i is replaced in the ψ -function by a'_i .

The algorithm continues with the argument a_{i+1} , until all arguments of the ψ -function are processed. When all arguments are processed, the ψ is in its normalized form. When all ψ functions are processed, the function will contain only normalized- ψ -functions.

15.4.2 Psi-web

The role of the psi-web phase is to repair the ψ -functions that are part of a non interference-free ψ -web. This case corresponds to the example presented in Figure 15.9(g). In the same way as there is a specific point of use for arguments on ϕ -functions for liveness analysis (e.g., see Section 21.2), we give a definition of the actual point of use of arguments on normalized ψ -functions for liveness analysis. With this definition, liveness analysis is computed accurately and an interference graph can be built. The cases where repair code is needed can be easily and accurately detected by observing that variables in a ψ -function interfere.

214

 ψ -web interference uses, of ψ -functions liveness

¹ When a_i is defined by a ψ -function, its definition may appear after the definition for a_{i-1} , although the non- ψ definition for a_i appears before the definition for a_{i-1} .

15.4 Psi-SSA destruction

Liveness and interferences in Psi-SSA.

Consider the code in Figure 15.10 (b). Instead of using a representation with ψ -functions, predicated definitions have been modified to make a reference to the value the predicated definition will have in case the predicate evaluates to false. We use in this example the notation of the select operator x = cond? exp1 : exp2 that assigns exp1 to x if cond is true and exp2 otherwise. Each of the predicated definitions make an explicit use of the variable immediately to its left in the argument list of the original ψ -function from Figure 15.10 (a). We can see that a renaming of the variables a, b, c and x into a single representative name will still compute the same value for the variable x. Note that this transformation can only be performed on normalized ψ -functions, since the definition of an argument must be dominated by the definition of the argument immediately at its left in the argument list of the ψ -function, and the same predicate must be used on the definition of an argument and with this argument in the ψ operation. Using this equivalence for the representation of a ψ -function, we now give a definition of the point of use for the arguments of a ψ -function.

Definition 3 (use points). Let $a_0 = \psi(p_1; a_1, ..., p_i; a_i, ..., p_n; a_n)$ be a normalized ψ -function. For i < n, the point of use of argument a_i occurs at the operation that defines a_{i+1} . The point of use for the last argument a_n occurs at the ψ -function itself.

a = op1	a = opl
p? b = op2	b = p ? op2 : a
q? $c = op3$	c = q ? op3 : b
$x = \psi(a, p?b, q?c)$	x = c
(a) ψ -SSA form	(b) conditional form

Fig. 15.10 ψ -functions and C conditional operations equivalence

Given this definition of point of use of ψ -function arguments, and using the usual point of use of ϕ -function arguments, a traditional liveness analysis can be run. Then an interference graph can be built to collect the interferences between variables involved in ψ or ϕ -functions. For the construction of the interference graph, an interference between two variables that are defined on disjoint predicates can be ignored.

Repairing interferences on ψ -functions.

We now present an algorithm that resolves the interferences as it builds the ψ -webs. A^{*}pseudo-code of this algorithm is given in Figure 15.1. First, the ψ -webs

uses, of ψ -functions interference ψ -web

15 Psi-SSA Form — (F. de Ferrière)

are initialized with a single variable per ψ -web. Then, ψ -functions are processed one at a time, in no specific order, merging when non-interfering the ψ -webs of its operands together. Two ψ -webs interfere if at least one variable in the first ψ -web interferes with at least one variable in the other one. The arguments of the ψ -function, say $a_0 = \psi(p_1; a_1, ..., p_i; a_i, ..., p_n; a_n)$, are processed from right (a_n) to left (a_1) . If the ψ -web that contains a_i does not interfere with the ψ -web that contains a_0 , they are merged together. Otherwise, repair code is needed. A new variable, a'_i , is created and is initialized with a predicated copy p_i ? $a'_i = a_i$, inserted just above the definition for a_{i+1} , or just above the ψ -function in case of the last argument. The current argument a_i in the ψ -function is replaced by the new variable a'_i . The interference graph is updated. This can be done by considering the set of variables, say U, a_i interferes with. For each $u \in U$, if *u* is in the merged ψ -web, it should not interfere with a'_i ; if the definition of *u* dominates the definition of a_i , it is live-through the definition of a_i , thus is should be made interfering with a'_i ; last, if the definition of a_i dominates the definition of b, it should be made interfering only if this definition is within the live-range of a'_i (see Chapter 9).

Algorithm 15.1: ψ -webs merging during the processing of a ψ -function $a_0 = \psi(p_1; a_1, ..., p_i; a_i, ..., p_n; a_n)$

0	1	
1 b	egin	
2	le	t <i>psiWeb</i> be the web containing a_0
3	fo	reach a_i in $[a_n, a_{n-1},, a_1]$ do
4		let <i>opndWeb</i> be the web containing a_i
5		if opndWeb≠ psiWeb then
6		if IGraph.interfere(psiWeb, opndWeb) then
7		let a'_i be a freshly created variable
8		let C_i be a new predicated copy $p_i ? a'_i \leftarrow a_i$
9		let <i>op</i> be the operation that defines a_{i+1} , a_i . <i>def.op</i> , or the psi operation
10		while op is a ψ -function do
11		replace <i>op</i> by the operation that defines its first argument
12		append C_i right before op
13		replace a_i by a'_i in the ψ -function
14		$opndWeb \leftarrow \{a_i'\}$
15		foreach u in <i>IGraph</i> .interferenceSet(a_i) do
16		if $u \notin psiWeb$ then
17		if <i>u.def.op</i> dominates $a_i.def.op \bigvee a'_i \in \text{livein}(u.def.op)$ then
18		$IGraph.addInterference(a'_i, a)$
19		$psiWeb \leftarrow psiWeb \cup opndWeb$
	L	

Consider the code in Figure 15.11 to see how this algorithm works. The liveness on the ψ -function creates a live-range for variable *a* that extends down to the definition of *b*, but not further down. Thus, the variable *a* does not interfere


216

live-range liveness check

15.5 Further readings

with the variables *b*, *c* or *x*. The live-range for variable *b* extends down to its use in the definition of variable *d*. This live-range interferes with the variables *c* and *x*. The live-range for variable *c* extends down to its use in the ψ -function that defines the variable *x*. At the beginning of the processing on the ψ -function $x = \psi(p?a, q?b, r?c)$, ψ -webs are singletons $\{a\}, \{b\}, \{c\}, \{x\}, \{d\}$. The argument list is processed from right to left i.e., starting with variable *c*. $\{c\}$ does not interfere with $\{x\}$, they can be merged together, resulting in $psiWeb = \{x, c\}$. Then, variable *b* is processed. Since it interferes with both *x* and *c*, repairing code is needed. A variable *b'* is created, and is initialized just below the definition for *b*, as a predicated copy of *b*. The interference graph is updated conservatively, with no changes. psiWeb now becomes $\{x, b', c\}$. Then variable *a* is processed, and as no interference is encountered, $\{a\}$ is merged to psiWeb. The final code after SSA destruction is shown in Figure 15.11(c).

p? a =	p? a =	p? x =
$q? \ b =$	$q? \ b =$	$q? \ b =$
	q? b' = b	q? x = b
r? c =	r? c =	r? x =
$x = \psi(p?a,q?b,r?c)$	$x = \psi(p?a, q?b', r?c)$	
<i>s</i> ? $d = b + 1$	$s? \ d = b + 1$	<i>s</i> ? $d = b + 1$
(-) h - f		(-) -ft
(a) before processing the ψ -function	(b) after processing the ψ -function	(c) after actual coalescing
φ -iuncuon	iuicuon	



15.5 Further readings

In this chapter we mainly described the ψ -SSA representation and we detailed specific transformations that can be performed thanks to this representation. More details on the implementation of the ψ -SSA algorithms, and figures on the benefits of this representation, can be found in [284] and [105].

We mentioned in this chapter that a number of classical SSA-based algorithm can be easily adapted to the ψ -SSA representation, usually by just adapting the rules on the ϕ -functions to the ψ -functions. Among these algorithm, we can mention the constant propagation algorithm described in [311], dead code elimination [210], global value numbering [78], partial redundancy elimination [73] and induction variable analysis [315] which have already been implemented into a ψ -SSA framework.

There are also other SSA representations that can handle predicated instruction, of which is the Predicated SSA representation [62]. This representation is targeted at very low level optimization to improve operation scheduling in presence of predicated instructions. Another representation is the Gated SSA form, presented in Chapter 14.

The ψ -SSA destruction algorithm presented in this chapter is inspired from the SSA destruction algorithm of Sreedhar et al. [277] that introduces repair code when needed as it grows ϕ -webs from ϕ -functions. The phi-web phase mentioned in this chapter to complete the ψ -SSA destruction algorithm can use exactly the same approach by simply initializing ψ - ϕ -webs by ψ -webs.

aliasing Hashed-SSA form, H-SSA Hashed-SSA form, H-SSA μ-function γ-function

CHAPTER 16

Hashed SSA form: HSSA

M. Mantione F. Chow

Hashed SSA (or in short HSSA), is an SSA extension that can effectively represent how aliasing relations affect a program in SSA form. It works equally well for aliasing among scalar variables and, more generally, for indirect load and store operations on arbitrary memory locations. This allows the application of all common SSA based optimizations to perform uniformly both on local variables and on external memory areas.

It should be noted, however, that HSSA is a technique useful for representing aliasing effects, but not for detecting aliasing. For this purpose, a separate alias analysis pass must be performed, and the effectiveness of HSSA will be influenced by the accuracy of this analysis.

The following sections explain how HSSA works. Initially, *given* aliasing information, we will see how to represent them in SSA form for scalar variables. Then we will introduce a technique that reduces the overhead of the above representation, avoiding an explosion in the number of SSA versions for aliased variables. Subsequently we will represent indirect memory operations on external memory areas as operations on "virtual variables" in SSA form, which will be handled uniformly with scalar (local) variables. Finally we will apply global value numbering (GVN) to all of the above, obtaining the so called Hashed SSA form ¹.

16.1 SSA and aliasing: μ and χ -functions

Aliasing occurs inside a compilation unit when a single one single storage location (that contains a value) can be potentially accessed through different program "variables". This can happen in one of the four following ways:

¹ The name *Hashed* SSA comes from the use of hashing in value-numbering

parallel instruction

- First, when two or more storage locations partially overlap. This, for instance, happens with the C "union" construct, where different parts of a program can access the same storage location under different names.
- Second, when a local variable is referred by a pointer used in an indirect memory operation. In this case the variable can be accessed in two ways: *directly*, through the variable name, and *indirectly*, through the pointer that holds its address.
- Third, when the address of a local variable is passed to a function, which in turn can then access the variable indirectly.
- Finally, storage locations with global scope can obviously be accessed by different functions. In this case every function call can potentially access every global location, unless the compiler uses global optimizations techniques where every function is analyzed before the actual compilation takes place.

The real problem with aliasing is that these different accesses to the same program variable are difficult to predict. Only in the first case (explicitly overlapping locations) the compiler has full knowledge of when each access takes place. In all the other cases (indirect accesses through the address of the variable) the situation becomes more complex, because the access depends on the address that is effectively stored in the variable used in the indirect memory operation. This is a problem because every optimization pass is concerned with the actual value that is stored in every variable, and when those values are used. If variables can be accessed in unpredictable program points, the only safe option for the compiler is to handle them as "volatile" and avoid performing optimizations on them, which is not desirable.

Intuitively, in the presence of aliasing the compiler could try to track the values of variable addresses inside other variables (and this is exactly what HSSA does), but the formalization of this process is not trivial. The first thing that is needed is a way to model the *effects* of aliasing on a program in SSA form. To do this, assuming that we have already performed alias analysis, we must formally define the effects of indirect definitions and uses of variables. Particularly, each definition can be a "MustDef" operand in the direct case, or a "MayDef" operand in the indirect case. We will represent MayDef through the use of χ -functions. Similarly, uses can be "MustUse" or "MayUse" operands (respectively in the direct and indirect case), and we will represent MayUse through the use of μ -functions. The semantic of μ and γ operators can be illustrated through the C like example of Figure 16.1 where *p represents an indirect access with address p. Obviously the argument of the μ -operator is the potentially used variable. Less obviously, the argument to the χ -operator is the assigned variable itself. This expresses the fact that the γ -operator only *potentially* modifies the variable, so the original value could "flow through" it.

The use of μ and χ -operators does not alter the complexity of transforming a program in SSA form. All that is necessary is a pre-pass that inserts them in the program. Ideally, a μ and a χ should be placed *in parallel* to the instruction that led to its insertion. Parallel instructions are represented in Figure 16.1 using the notation introduced in Section 13.1.4. Still, practical implementations may

choose to insert μ and χ s before or after the instructions that involve aliasing. Particularly, μ -functions could be inserted immediately *before* the involved statement or expression, and χ -operators immediately *after* it. This distinction allows us to model call effects correctly: the called function appears to potentially use the values of variables before the call, and the potentially modified values appear after the call.

Thanks to the systematic insertion of μ -functions and χ -functions, an assignment of any scalar variable can be safely considered dead if it is not marked live by a standard SSA based dead-code elimination. In our running example of Figure 16.1(c), the potential side effect of any assignment to *i*, represented through the μ -function at the return, allows detecting that the assignment to i_4 is not dead. The assignment of value 2 to *i* would have been considered as dead in the absence of the function call to f(), which potentially uses it (detected through its corresponding μ -function).




Fig. 16.1 A program example where *p might alias *i*, and function *f* might indirectly use *i* but not alter it

16.2 Introducing "zero versions" to limit the explosion of the number of variables

While it is true that μ and χ insertion does not alter the complexity of SSA construction, applying it to a production compiler as described in the previous section would make working with code in SSA form terribly inefficient. This is because χ -operators cause an explosion in the number of variable values, inducing the insertion of new ϕ -functions which in turn create new variable versions. In practice the resulting IR, and especially the number of distinct variable versions, would be needlessly large. The biggest issue is that the SSA versions introduced 222

variable version zero version data flow use-def chains forward control-flow graph dead code elimination

by χ -operators are useless for most optimizations that deal with variable values. χ definitions adds uncertainty to the analysis of variables values: the actual value of a variable after a χ definition could be its original value, or it could be the one indirectly assigned by the χ .

Intuitively, the solution to this problem is to factor all variable versions that are considered *useless* together, so that no space is wasted to distinguish among them. We assign number 0 to this special variable version, and call it "*zero version*".

Our notion of useless versions relies on the concept of "*real occurrence of a variable*", which is an actual definition or use of a variable in the original program. Therefore, in SSA form, variable occurrences in μ , χ and ϕ -functions are not "real occurrences". In our example of Figure 16.1, i_2 have no real occurrence while i_1 and i_3 have. The idea is that variable versions that have no real occurrence do not influence the program output. Once the program is converted back from SSA form these variables are removed from the code. Since they do not directly appear in the code, and their value is usually unknown, distinguishing among them is almost pointless. For those reasons, we consider zero versions, versions of variables that have no real occurrence, and whose value comes from at least one χ -function (optionally through ϕ -functions). An equivalent, recursive definition is the following:


- The result of a χ has zero version if it has no real occurrence.
- If the operand of a ϕ has zero version, the ϕ result has zero version if it has no real occurrence.

Algorithm 16.1 performs zero-version detection if only use-def chains, and not def-use chains, are available. A "HasRealOcc" flag is associated to each variable version, setting it to true whenever a real occurrence is met in the code. This can be done while constructing the SSA form. A list "NonZeroPhiList", initially empty, is also associated to each original program variable.

The time spent in the first iteration grows linearly with the number of variable versions, which in turn is proportional to the number of definitions and therefore to the code size. On the other hand, the while loop may, in the worst case, iterate as many times as the longest chain of contiguous ϕ assignments in the program. This bound can easily be reduced to the largest loop depth of the program by traversing the versions using a topological order of the forward control-flow graph^{*}. All in all, zero version detection in the presence of μ and χ -functions does not change the complexity of SSA construction in a significant way, while the corresponding reduction in the number of variable versions is definitely desirable.

This loss of information has almost no consequences on the effectiveness of subsequent optimization passes. control-flow graph Since variables with zero versions have uncertain values, not being able to distinguish them usually only slightly affects the quality of optimizations that operate on values. On the other hand, when performing sparse dead-code elimination^{*} along use-def chains, zero versions for which use-def chains have been broken must be assumed live. However this has no practical effect. Zero versions have no real occurrence, so

Algorithm 16.1: Zero-version detection based on SSA use-def chains



there is no real statement that would be eliminated by the dead-code elimination pass if we could detect that a zero version occurrence is dead. There is only one case in dead-code elimination where the information loss is evident. A zero version can be used in a μ and defined in a χ , which in turn can have a real occurrence as argument. If the μ is eliminated by some optimization, the real occurrence used in the χ becomes dead but will not be detected as it, since the χ is conservatively marked as non dead. This case is sufficiently rare in real world code that using zero versions is anyway convenient.

16.3 SSA and indirect memory operations: virtual variables

The technique described in the previous sections only apply to "regular" variables in a compilation unit, and not to arbitrary memory locations accessed indirectly. As an example, in Figure 16.1, μ , χ , and ϕ -functions have been introduced to

keep track of *i*'s live-range, but *p is not considered as an SSA variable. In other words, up to now, HSSA allows to apply SSA based optimizations to variables also when they are affected by aliasing, but memory access operations are still excluded from the SSA form.

This situation is far from ideal, because code written in current mainstream imperative languages (like C++, Java or C#) typically contains many operations on data stored in global memory areas. For instance, in C we can imagine to define bidimensional vector as a struct: "typedef struct {double x; double y;} point;", and then to have a piece of code that computes the modulus of a vector of address "p": "m = (p->x * p->x) + (p->y * p->y);". Looking at the code it is obvious that "x" is accessed twice but both accesses give the same value so the second access could be optimized away (the same for "y"). The problem is that "x" and "y" are not "regular" variables: "p" is a variable while "p->x" and "p->y" are indirect memory operations. Putting that code snipped in SSA form tells us that the value of "p" never changes, but it reveals nothing about the values stored in the locations "p->x" and "p->y". It is worth noting that operations on array elements suffer from the same problem.

The purpose of HSSA is to handle indirect memory operations just like accesses to scalar variables, and be able to apply all SSA based optimizations uniformly on both of them. To do this, in the general case, we assume that the code intermediate representation supports a *dereference* operator, which performs an indirect load (memory read) from the given address. This operator can be placed in expressions on both the left and right side of the assignment operator, and we will represent it with the usual "*" C language operator. We will then, for simplicity, represent indirect stores with the usual combination of dereference and assignment operators, like in C. Some examples of this notation are:

- *p: access memory at address p.
- *(p+1): access memory at address p+1 (like to access an object field at offset 1).
- **p: double indirection.
- *p = expression: indirect store.

As we noted above indirect memory operations cannot be handled by the SSA construction algorithm because they are *operations* while SSA construction works renaming *variables*. What HSSA does is to represent the "target" locations of indirect memory operations with *virtual variables*. A virtual variable is an abstraction of a memory area and appears under HSSA thanks to the insertion of μ and ϕ -functions: indeed as any other variable, it may alias with an operand. The example of Figure 16.2 shows two possible forms after μ -function and χ -function insertion for the same code. In Figure 16.2(b), two virtual variables *v*^{*} and *w*^{*} alias with all indirect memory operands (of lines 3, 5, 6, and 8). In Figure 16.2(c) *v* is associated to the base pointer of *b* and *w* to *b* + 1 respectively. As one can see, there exists many possible ways to chose virtual variables. The only discipline imposed by HSSA is that each indirect memory operand must be associated to a

single virtual variable. So on one extreme, there would be one virtual variable for each indirect memory operation. *Assignment factoring* corresponds to make each virtual variable represents more than one single indirect memory operand. On the other extreme, the most factored HSSA form would have only one single virtual variable on the overall. In the example of Figure 16.2(c) we considered as given by alias analysis the non aliasing between *b* and *b* + 1, and choose two virtual variables to represent the two corresponding distinct memory locations. In the general case, virtual variables can obviously alias with one another as in Figure 16.2(b).

p = b	p = b	1 p = b
2 $q = b$	2 $q = b$	2 $q = b$
з *р=	3 $*p = \cdots \parallel v^* = \chi(v^*) \parallel w^* = \chi(w^*)$	$x * p = \cdots \parallel x^* = \chi(x^*)$
4 $p = p + 1$	4 $p = p + 1$	4 $p = p + 1$
$5 \cdots = *p$	5 $\cdots = *p \parallel \mu(v^*) \parallel \mu(w^*)$	5 $\cdots = *p \parallel \mu(y^*)$
6 $q = q + 1$	6 $q = q + 1$	6 $q = q + 1$
7 * <i>p</i> =	7 * $p = \dots \parallel v^* = \chi(v^*) \parallel w^* = \chi(w^*)$	7 * $p = \cdots \parallel y^* = \chi(y^*)$
8 ···=*q	$\mathbf{s} \cdots = \ast q \parallel \mu(v^*) \parallel \mu(w^*)$	$\mathbf{s} \cdots = \mathbf{*}q \parallel \mu(\mathbf{y}^*)$

(a) Initial C code (b) v and w alias with ops 3,5,7, and 8 (c) x alias with op 3; y with 5,7, and 8

Fig. 16.2 Some virtual variables and their insertion depending on how they alias with operands.

To summarise, alias analysis, considered as a given, drives the choice of virtual variables². The insertion of μ -function and χ -function for virtual variables is performed in the same pass than for scalar variables. Also, when the program is converted into SSA form, virtual variables can be renamed just like scalar variables. Use-def relationships of virtual variables now represent use-def relationships of the memory locations accessed indirectly. Note that the zero versioning technique can be applied unaltered to virtual variables. At this point, we can complete the construction of HSSA form by applying global value numbering.

16.4 GVN and indirect memory operations: HSSA

In the previous sections we sketched the foundations of a framework for dealing with aliasing and indirect memory operations in SSA form: we identified the effects of aliasing on local variables, introduced μ and χ -operators to handle them, applied zero versioning to keep the number of SSA versions acceptable, and defined virtual variables as a way to apply SSA also to memory locations accessed indirectly. However, HSSA is complete only once *Global Value Numbering* is

225

global value numbering

² I'm not sure what this means. Rephrase? (dnovillo)

applied to scalar and virtual variables, handling all of them uniformly (GVN. See Chapter 11).

GVN is normally used as a way to perform redundancy elimination which means removing redundant expression computations from a program, typically storing the result of a computation in a temporary variable and reusing it later instead of performing the computation again. As the name suggests, GVN works assigning a unique number to every expression in the program with the idea that expression identified by the same number are guaranteed to give the same result. This value number is obtained using a hash function represented here as H(key). To identify identical expressions, each expression tree is hashed bottom up: as an example, for $p_1 + 1$, p_1 and 1 are replaced by their respective value numbers, then the expression is put into canonical form, and finally hashed. Which ends up to H(+(H(b), H(1))), as $H(p_1) = H(b)$ in our example. If the program is in SSA form computing value numbers that satisfy the above property is straightforward: variables are defined only once, therefore two expressions that apply the same operator to the same SSA variables are guaranteed to give the same result and so can have the same value number. While computing global value numbers for code that manipulates scalar variables is beneficial because it can be used to implement redundancy elimination, applying GVN to virtual variables has additional benefits.

First of all, it can be used to determine when two address expressions compute the same address: this is guaranteed if they have the same global value number. In our example, p_2 and q_2 will have the same value number h_7 while p_1 will not. This allows indirect memory operands that have the same GVN for their address expressions and the same virtual variable version to become a single entity in the representation. This puts them in the same rank as scalar variables and allows the transparent application of SSA based optimizations on indirect memory operations. For instance, in the vector modulus computation described above, every occurrence of the expression "p->x" will always have the same GVN and therefore will be guaranteed to return the same value, allowing the compiler to emit code that stores it in a temporary register instead of performing the redundant memory reads (the same holds for "p->y"). Similarly, consider the example of Figure 16.3. Loads of lines 5 and 8 can not be considered as redundant because the versions for v (v_1^* then v_2^*) are different. On the other hand the load of line 8 can be safely avoided using a rematerialization of the value computed in line 7 as both the version for $v(v_2^*)$ and the value number for the memory operands are identical. As a last example, if all the associated virtual variable versions for an indirect memory store (defined in parallel by γ -functions) are found to be dead, then it can be safely eliminated ³. In other words HSSA transparently extends DEADCE to work also on indirect memory stores.

³ Note that any virtual variable that aliases with a memory region live-out of the compiled procedure is considered to alias with the return instruction of the procedure, and as a consequence will lead to a live μ -function

16.4 GVN and indirect memory operations: HSSA

p = b	1 $p_1 = b$	1 $h_1 = h_0$
2 $q = b$	2 $q_1 = b$	2 $h_2 = h_0$
з * <i>p</i> = 3	$s * p_1 = 3 \parallel v_1^* = \chi(v_0^*)$	3 $h_5 = h_3 \parallel h_4 = \chi(H(v_0^*))$
4 $p = p + 1$	4 $p_2 = p_1 + 1$	4 $h_8 = h_7$
$5 \cdots = *p$	5 = $*p_2 \parallel \mu(v_1^*)$	5 $\dots = h_{10} \parallel \mu(h_4)$
6 $q = q + 1$	6 $q_2 = q_1 + 1$	6 $h_{11} = h_7$
7 * p = 4	7 * $p_2 = 4 \parallel v_2^* = \chi(v_1^*)$	7 $h_{14} = h_{12} \parallel h_{13} = \chi(h_4)$
8 ···=*q	$\mathbf{s} \cdots = \ast q_2 \parallel \mu(v_2^*)$	8 $\cdots = h_{14} \parallel \mu(h_{13})$





key	hash	value
b	h_0	b
p_1	h_1	$ \begin{array}{c} h_0 \\ h_0 \\ const(3) \end{array} $
q_1	h_2	h_0
3	h_3	const(3)
v_1^*	h_4	v_1^*
v_1^* $ivar(*p_1, v_1^*) \rightsquigarrow ivar(*h_0, v_1^*)$	h_5	h_3
1	h_6	const(1)
$p_1 + 1 \rightsquigarrow +(h_0, h_6)$	h_7	$+(h_0, h_6)$
p_2	h_8	h_7
$ivar(*p_2, v_1^*) \rightsquigarrow ivar(*h_7, v_1^*)$	h_{10}	$ivar(*h_7, v_1^*)$
q_2	h_{11}	h_7
4	h_{12}	const(4)
v_2^*	h_{13}	v_{2}^{*}
$\begin{array}{c} i var(*p_{1},v_{1}^{*}) \leadsto i var(*n_{0},v_{1}^{*}) \\ 1 \\ p_{1}+1 \leadsto +(h_{0},h_{6}) \\ p_{2} \\ i var(*p_{2},v_{1}^{*}) \leadsto i var(*h_{7},v_{1}^{*}) \\ q_{2} \\ 4 \\ i var(*p_{2},v_{2}^{*}) \leadsto i var(*h_{7},v_{2}^{*}) \\ \end{array}$	h_{14}	h_{12}
(d) Hash Table		

Fig. 16.3 Some code after variables versioning, its corresponding HSSA form along with its hash table entries. $q_1 + 1$ that simplifies into $+(h_0, h_6)$ will be hashed to h_7 , and $i var(*q_2, v_2^*)$ that simplifies into $i var(*h_7, v_2^*)$ will be hashed to h_{14} .

Another advantage of GVN in this context is that it enables uniform treatment of indirect memory operations regardless of the levels of indirections (like in the "**p" expression which represents a double indirection). This happens naturally because each node of the expression is identified by its value number, and the fact that it is used as an address in another expression does not raise any additional complication.

Having explained why HSSA uses GVN we are ready to explain how the HSSA intermediate representation is structured. A program in HSSA keeps its CFG structure, with basic-blocks made of a sequence of statements (assignments and procedure calls), but the left and right hand-side of each statement are replaced by their corresponding entry in the hash table. Each constant, address and variable (both scalar and virtual) finds its entry in the hash table. As already explained, expressions are also hashed using the operator and the global value number of its operands. Each operand that corresponds to an indirect memory operation gets a special treatment on two aspects. First of all, it is considered

semantically both as an expression (that has to be computed) and as a memory location (just as other variables). Second, its entry in the hash table is made up of both the address expression and its corresponding virtual variables version. This allows two entries with identical value numbers to "carry" the same value. This is illustrated in lines 3, 7, and 8 of Example 16.3. Such entries are referred as *ivar* node, for *indirect variables* so as to recall its operational semantic and distinguish them from the original program scalar variables.

It should be noted that ivar nodes, in terms of code generation, are operations and not variables: the compiler back end, when processing them, will emit indirect memory accesses to the address passed as their operand. While each ivar node is *related* to a virtual variable (the one corresponding to its address expression), and its GVN is determined taking into account the SSA version of its virtual variable; the virtual variable has no real counterpart in the program code. In this sense virtual variables are just an aid to apply aliasing effects to indirect memory operations, be aware of liveness and perform SSA renaming (with any of the regular SSA renaming algorithms). However, even thought virtual variables do not contribute to the emission of machine code, their use-def links can be examined by optimization passes to determine the program data dependency paths (just like use-def links of scalar variables).

Therefore in HSSA value numbers have the same role of SSA versions in "plain" SSA (while in HSSA variable versions can effectively be discarded: values are identified by GVNs and data dependencies by use-def links between IR nodes. It is in this way that HSSA extends all SSA based optimizations to indirect memory operations, even if they were originally designed to be applied to "plain" program variables.

16.5 Building HSSA

We now present the HSSA construction algorithm. It is straightforward, because it is a simple composition of μ and χ insertion, zero versioning and virtual variable introduction (described in previous sections), together with regular SSA renaming and GVN application.

Algorithm 16.2: SSA form construction

- 1. Perform alias analysis and assign a virtual variables to each indirect memory operand
- 2. Insert μ -functions and χ -functions for scalar and virtual variables
- 3. Insert ϕ -functions (considering both regular and χ assignments) as for standard SSA construction
- 4. Perform SSA renaming on all scalar and virtual variables as for standard SSA construction

At the end of Algorithm 16.2 we have code in plain SSA form. The use of μ and χ operands guarantees that SSA versions are correct also in case of aliasing. Moreover, indirect memory operations are "annotated" with virtual variables, and also virtual variables have SSA version numbers. However, note how virtual

16.5 Building HSSA

variables are sort of "artificial" in the code and will not contribute to the final code generation pass, because what really matters are the indirect memory operations themselves.

The next steps corresponds to Algorithm 16.3 where steps 5 and 6 can be done using a single traversal of the program. At the end of this phase the code has exactly the same structure as before, but the number of unique SSA versions had diminished because of the application of zero versions.

Algorithm	16.3:	Detecting zero	versions

- 5. perform DEADCE (also on χ and ϕ stores)
- 6. initialize *HasRealOcc* and *NonZeroPhiList* as for Algorithm 16.1, then run Algorithm 16.1 (Zero-version detection)

The application of global value numbering is straightforward. Some basics about GVN are recalled in Chapter 11.

Algorithm 16.4: Applying GVN

- 7. Perform a pre-order traversal of the dominator tree, applying GVN to the whole code (generate a unique hash table *var* node for each scalar and virtual variable version that is still live)
 - a. expressions are processed bottom up, reusing existing hash table expression nodes and using var nodes of the appropriate SSA variable version (the current one in the dominator tree traversal)
 - b. two ivar nodes have the same value number if these conditions are both true:
 - · their address expressions have the same value number, and
 - their virtual variables have the same versions, or are separated by definitions that do not alias the ivar (possible to verify because of the dominator tree traversal order)

As a result of this, each node in the code representation has a proper value number, and nodes with the same number are guaranteed to produce the same value (or hold it in the case of variables). The crucial issue is that the code must be traversed following the dominator tree in pre-order. This is important because when generating value numbers we must be sure that all the involved definitions already have a value number. Since the SSA form is a freshly created one, it is strict (i.e., all definitions dominate their use). As a consequence, a dominator tree pre-order traversal satisfies this requirement.

Note that after this step virtual variables are not needed anymore, and can be discarded from the code representation: the information they convey about aliasing of indirect variables has already been used to generate correct value numbers for ivar nodes.

Algorithm 16.5: Linking de	efinitions
----------------------------	------------

- 8. The left-hand side of each assignment (direct and indirect, real, ϕ and χ) is updated to point to its var or ivar node (which will point back to the defining statement)
- 9. Also all ϕ , μ and χ operands are updated to point to the corresponding GVN table entry

230

register promotion

At the end of the last steps listed in Algorithm 16.5, HSSA form is complete, and every value in the program code is represented by a reference to a node in the HSSA value table.

16.6 Using HSSA

As seen in the previous sections, HSSA is an internal code representation that applies SSA to indirect memory operations and builds a global value number table, valid also for values computed by indirect memory operations.

This representation, once built, is particularly memory efficient because expressions are shared among use points (they are represented as HSSA table nodes). In fact the original program code can be discarded, keeping only a list of statements pointing to the shared expressions nodes.

All optimizations conceived to be applied on scalar variables work "out of the box" on indirect locations: of course the implementation must be adapted to use the HSSA table, but their algorithm (and computational complexity) is the same even when dealing with values accessed indirectly.

Indirect memory operation (ivar) nodes are both variables and expressions, and benefit from the optimizations applied to both kinds of nodes. Particularly, it is relatively easy to implement register promotion.

Of course the effectiveness of optimizations applied to indirect memory operations depends on the quality of alias analysis: if the analysis is poor the compiler will be forced to "play safe", and in practice the values will have "zero version" most of the time, so few or no optimizations will be applied to them. On the other hand, for all indirect memory operations where the alias analyzer determines that there are no interferences caused by aliasing all optimizations can happen naturally, like in the scalar case.

16.7 Further Readings

Cite the original paper from Zhou et al. [325] Cite the original paper from Chow [74]. Cite work done in the GCC compiler (which was later scrapped due to compile time and memory consumption problems. but the experience is valuable): http://www.airs.com/dnovillo/Papers/mem-ssa.pdf Memory SSA - A Unified Approach for Sparsely Representing Memory Operations, D. Novillo, 2007 GCC Developers' Summit, Ottawa, Canada, July 2007. Talk about the possible differences (in terms of notations) that might exist between this chapter and the paper. Cite Alpern, Wegman, Zadech paper for GVN. Discuss the differences with Array SSA. Cite the paper mentioned in Fred's paper about factoring. Give some pointers to computation of alias analysis, but also representation of alias infor-

16.7 Further Readings

mation (eg points-to). Add a reference on the paper about register promotion and mention the authros call it indirect removal

CHAPTER 17

Array SSA Form	V. Sarkar
-	K. Knobe
	S. Fink

In this chapter, we introduce an Array SSA form that captures element-level dataflow information for array variables, and coincides with standard SSA form when applied to scalar variables. Any program with arbitrary control-flow structures and arbitrary array subscript expressions can be automatically converted to this Array SSA form, thereby making it applicable to structures, heap objects and any other data structure that can be modeled as a logical array. A key extension over standard SSA form is the introduction of a *definition*- Φ function that is capable of merging values from distinct array definitions on an element-by-element basis. There are several potential applications of Array SSA form in compiler analysis and optimization of sequential and parallel programs. In this chapter, we focus on sequential programs and use *constant propagation* as an exemplar of a program analysis that can be extended to array variables using Array SSA form, and *redundant load elimination* as an exemplar of a program optimization that can be extended to heap objects using Array SSA form.

The rest of the chapter is organized as follows. Section 17.1 introduces *full Array SSA form* for run-time evaluation and *partial Array SSA form* for static analysis. Section 17.2 extends the scalar SSA constant propagation algorithm to enable constant propagation through array elements. This includes an extension to the constant propagation lattice to efficiently record information about array elements and an extension to the work-list algorithm to support *definition*- Φ functions (section 17.2.1), and a further extension to support non-constant (symbolic) array subscripts (section 17.2.2). Section 17.3 shows how Array SSA form can be extended to support elimination of redundant loads of object fields and array elements in strongly typed languages, and section 17.4 contains suggestions for further reading.

17.1 Array SSA form

To introduce full Array SSA form with runtime evaluation of Φ functions, we use the concept of an *iteration vector* to differentiate among multiple dynamic instances of a static definition, S_k , that occur in the same dynamic instance of S_k 's enclosing procedure, f(). Let n be the number of loops that enclose S_k in procedure f(). These loops could be for-loops, while-loops, or even loops constructed out of goto statements. For convenience, we treat the outermost region of acyclic control flow in a procedure as a dummy outermost loop with a single iteration, thereby ensuring that $n \ge 1$.

A single point in the iteration space is specified by the iteration vector $\mathbf{i} = (i_1, \dots, i_n)$, which is an *n*-tuple of iteration numbers, <one for each enclosing loop. For convenience, this definition of iteration vectors assumes that all loops are single-entry, or equivalently, that the control-flow graph is *reducible*. (This assumption is not necessary for partial Array SSA form.) For single-entry loops, we know that each def executes at most once in a given iteration of its surrounding loops, hence the iteration vector serves the purpose of a "timestamp". The key extensions in Array SSA form relative to standard SSA form are as follows.

- 1. **Renamed array variables:** All array variables are renamed so as to satisfy the static single assignment property. Analogous to standard SSA form, control Φ operators are introduced to generate new names for merging two or more prior definitions at control-flow join points, and to ensure that each use refers to precisely one definition.
- 2. Array-valued @ variables: For each static definition A_j , we introduce an @ variable (pronounced "at variable") @ A_j that identifies the most recent *iteration vector at* which definition A_j was executed. We assume that all @ variables are initialized to the empty vector, (), at the start of program execution. Each update of a single array element, $A_j[k] := \ldots$, is followed by the statement, $@A_j[k] := \mathbf{i}$ where \mathbf{i} is the iteration vector for the loops surrounding the definition of A_j .
- 3. **Definition** Φ 's: A *definition*- Φ operator is introduced in Array SSA form to deal with preserving ("non-killing") definitions of arrays. Consider A_0 and A_1 , two renamed arrays that originated from the same array variable in the source program such that $A_1[k] := ...$ is an update of a single array element and A_0 is the prevailing definition at the program point just prior to the definition of A_1 . A definition Φ , $A_2 := d\Phi(A_1, @A_1, A_0, @A_0)$, is inserted immediately after the definitions for A_1 and $@A_1$. Since definition A_1 only updates one element of A_0 , A_2 represents an element-level merge of arrays A_1 and A_0 . Definition Φ 's did not need to be inserted in standard SSA form because a scalar definition completely kills the old value of the variable.
- 4. Array-valued Φ operators: Another consequence of renaming arrays is that a Φ operator for array variables must also return an array value. Consider a (control or definition) Φ operator of the form, $A_2 := \Phi(A_1, @A_1, A_0, @A_0)$. Its

17.1 Array SSA form

semantics can be specified precisely by the following conditional expression for each element, $A_2[j]$, in the result array A_2 :

$$\mathbf{if} \qquad @A_1[j] \succeq @A_0[j] \mathbf{then} \ A_1[j] \\ A_2[j] = \mathbf{else} \qquad A_0[j] \\ \mathbf{end} \ \mathbf{if} \qquad (17.1)$$

The key extension over the scalar case is that the conditional expression specifies an element-level merge of arrays A_1 and A_0 .

Figures 17.1 and 17.2 show an example program with an array variable, and the conversion of the program to full Array SSA form as defined above.

```
\begin{array}{l} A[*] := \text{initial value of } A \\ i := 1 \\ C := i < 2 \\ \text{if } C \text{ then} \\ k := 2 * i \\ A[k] := i \\ \text{print } A[k] \\ \text{endif} \\ \text{print } A[2] \end{array}
```

Fig. 17.1 Example program with array variables

```
@A_0[*]:=(); @A_1[*]:=()
        A_0[*] := initial value of A
        @A_0[*]:=(1)
        i := 1
        C := i < n
        if C then
            k := 2 \ast i
           A_1[k] := i
            @A_1[k] := (1)
            A_2 := d\Phi(A_1, @A_1, A_0, @A_0)
            @A_2 := \max(@A_1, @A_0)
            print A_2[k]
        endif
        A_3 := \Phi(A_2, @A_2, A_0, @A_0)
        @A_3 := \max(@A_2, @A_0)
fig: print A_3[2]
```

Fig. 17.2 Conversion of program in figure 17.1 to Full Array SSA Form

.

We now introduce a *partial Array SSA form* for static analysis, that serves as an approximation of full Array SSA form. Consider a (control or definition) Φ statement, $A_2 := \Phi(A_1, @A_1, A_0, @A_0)$. A static analysis will need to approximate the computation of this Φ operator by some data-flow transfer function, \mathcal{L}_{Φ} . The inputs and output of \mathcal{L}_{Φ} will be *lattice elements* for scalar/array variables that are compile-time approximations of their run-time values. We use the notation $\mathscr{L}(V)$ to denote the lattice element for a scalar or array variable V. Therefore, the statement, $A_2 := \Phi(A_1, @A_1, A_0, @A_0)$, will in general be modeled by the data-flow equation, $\mathscr{L}(A_2) = \mathscr{L}_{\Phi}(\mathscr{L}(A_1), \mathscr{L}(@A_1), \mathscr{L}(A_0), \mathscr{L}(@A_0)).$

While the *runtime* semantics of Φ functions for array variables critically depends on @ variables (Equation 17.1), many compile-time analyses do not need the full generality of @ variables. For analyses that do not distinguish among iteration instances, it is sufficient to model $A_2 := \Phi(A_1, @A_1, A_0, @A_0)$ by a dataflow equation, $\mathscr{L}(A_2) = \mathscr{L}_{\phi}(\mathscr{L}(A_1), \mathscr{L}(A_0))$, that does not use lattice variables $\mathscr{L}(@A_1)$ and $\mathscr{L}(@A_0)$. For such cases, a *partial* Array SSA form can be obtained by dropping dropping @ variables, and using the ϕ operator, $A_2 := \phi(A_1, A_0)$ instead of $A_2 := \Phi(A_1, @A_1, A_0, @A_0)$. A consequence of dropping @ variables is that partial Array SSA form does not need to deal with iteration vectors, and therefore does not require the control-flow graph to be reducible as in full Array SSA form. For scalar variables, the resulting ϕ operator obtained by dropping @ variables exactly coincides with standard SSA form.

17.2 Sparse constant propagation of array elements

17.2.1 Array lattice for sparse constant propagation

In this section, we describe the lattice representation used to model array values for constant propagation. Let \mathscr{U}_{ind}^A and \mathscr{U}_{elem}^A be the universal set of *index* values and the universal set of array *element values* respectively for an array variable *A*. For an array variable, the set denoted by lattice element $\mathcal{L}(A)$ is a subset of index-element pairs in $\mathcal{U}_{ind}^A \times \mathcal{U}_{elem}^A$. There are three kinds of lattice elements for array variables that are of interest in our framework:

1. $\mathscr{L}(A) = \operatorname{top} \implies \operatorname{SET}(\mathscr{L}(A)) = \{\}$

This "top" case indicates that the set of possible index-element pairs that have been identified thus far for A is the empty set, { }.

2. $\mathscr{L}(A) = \langle (i_1, e_1), (i_2, e_2), \ldots \rangle$

 $\Rightarrow \text{ SET}(\mathscr{L}(A)) = \{(i_1, e_1), (i_2, e_2), \ldots\} \cup (\mathscr{U}_{ind}^A - \{i_1, i_2, \ldots\}) \times \mathscr{U}_{elem}^A$ The lattice element for this "constant" case is represented by a finite list

of constant index-element pairs, $\langle (i_1, e_1), (i_2, e_2), \ldots \rangle$. The constant indices, i_1, i_2, \ldots , must represent distinct (non-equal) index values. The meaning of this lattice element is that the current stage of analysis has identified some

finite number of constant index-element pairs for array variable *A*, such that $A[i_1] = e_1$, $A[i_2] = e_2$, etc. All other elements of *A* are assumed to be non-constant. (Extensions to handle non-constant indices are described in section 17.2.2.)

3. $\mathscr{L}(A) = \bot \implies \operatorname{SET}(\mathscr{L}(A)) = \mathscr{U}^A_{ind} \times \mathscr{U}^A_{elem}$

This "bottom" case indicates that, according to the approximation in the current stage of analysis, array *A* may take on any value from the universal set of index-element pairs. Note that $\mathcal{L}(A) = \bot$ is equivalent to an empty list, $\mathcal{L}(A) = \langle \rangle$, in case (2) above; they both denote the universal set of index-element pairs.

$\mathscr{L}(A_1[k])$	$\mathscr{L}(k) = \mathrm{top}$	$\mathcal{L}(k) = Constant$	$\mathscr{L}(k) = \bot$
$\mathscr{L}(A_1) = \operatorname{top}$	top	top	\perp
$\mathscr{L}(A_1) = \langle (i_1, e_1), \ldots \rangle$	top	e_j , if $\exists (i_j, e_j) \in \mathscr{L}(A_1)$ with $\mathscr{DS}(i_j, \mathscr{L}(k)) = true$ \perp , otherwise	Ţ
$\mathscr{L}(A_1) = \bot$	L	Ţ	\perp

Fig. 17.3 Lattice computation for $\mathscr{L}(A_1[k]) = \mathscr{L}_{[]}(\mathscr{L}(A_1), \mathscr{L}(k))$, where $A_1[k]$ is an array element read operator

$\mathscr{L}(A_1)$	$\mathcal{L}(i) = \mathrm{top}$	$\mathcal{L}(i) = Constant$	$\mathscr{L}(i) = \bot$
$\mathcal{L}(k) = \mathrm{top}$	top	top	\perp
$\mathcal{L}(k) = Constant$	top	$\langle (\mathcal{L}(k), \mathcal{L}(i)) \rangle$	\perp
$\mathscr{L}(k) = \bot$	\perp	\perp	\perp

Fig. 17.4 Lattice computation for $\mathscr{L}(A_1) = \mathscr{L}_{d[]}(\mathscr{L}(k), \mathscr{L}(i))$, where $A_1[k] := i$ is an array element write operator

We now describe how array lattice elements are computed for various operations that appear in Array SSA form. We start with the simplest operation *viz.*, a read access to an array element. Figure 17.3 shows how $\mathcal{L}(A_1[k])$, the lattice element for array reference $A_1[k]$, is computed as a function of $\mathcal{L}(A_1)$ and $\mathcal{L}(k)$, the lattice elements for A_1 and k. We denote this function by $\mathcal{L}_{[]}$ *i.e.*, $\mathcal{L}(A_1[k]) = \mathcal{L}_{[]}(\mathcal{L}(A_1), \mathcal{L}(k))$. The interesting case in figure 17.3 occurs in the middle cell when neither $\mathcal{L}(A_1)$ nor $\mathcal{L}(k)$ is top or \bot . The notation \mathcal{DS} in the middle cell in figure 17.3 represents a "definitely-same" binary relation *i.e.*, $\mathcal{DS}(a, b) = true$ if and only if *a* and *b* are known to have exactly the same value.

Next, consider a write access of an array element, which in general has the form $A_1[k] := i$. Figure 17.4 shows how $\mathcal{L}(A_1)$, the lattice element for the array being written into, is computed as a function of $\mathcal{L}(k)$ and $\mathcal{L}(i)$, the lattice elements for *k* and *i*. We denote this function by $\mathcal{L}_{d[]}$ *i.e.*, $\mathcal{L}(A_1) = \mathcal{L}_{d[]}(\mathcal{L}(k), \mathcal{L}(i))$. As before, the interesting case in figure 17.4 occurs in the middle cell when both

 $\mathcal{L}(k)$ and $\mathcal{L}(i)$ are constant. For this case, the value returned for $\mathcal{L}(A_1)$ is simply the singleton list, $\langle (\mathcal{L}(k), \mathcal{L}(i)) \rangle$, which contains exactly one constant indexelement pair.

Now, we turn our attention to the ϕ functions. Consider a definition ϕ operation of the form, $A_2 := d\phi(A_1, A_0)$. The lattice computation for $\mathscr{L}(A_2) = \mathscr{L}_{d\phi}(\mathscr{L}(A_1), \mathscr{L}(A_0))$ is shown in figure 17.5. Since A_1 corresponds to a definition of a single array element, the list for $\mathscr{L}(A_1)$ can contain at most one pair (see figure 17.4). Therefore, the three cases considered for $\mathscr{L}(A_1)$ in figure 17.5 are $\mathscr{L}(A_1) = \text{top}, \mathscr{L}(A_1) = \langle (i', e') \rangle$, and $\mathscr{L}(A_1) = \bot$.

The notation UPDATE($(i', e'), \langle (i_1, e_1), ... \rangle$) used in the middle cell in figure 17.5 denotes a special update of the list $\mathcal{L}(A_0) = \langle (i_1, e_1), ... \rangle$ with respect to the constant index-element pair (i', e'). UPDATE involves four steps:

- 1. Compute the list $T = \{ (i_j, e_j) | (i_j, e_j) \in \mathcal{L}(A_0) \text{ and } \mathcal{D}(i', i_j) = true \}$. Analogous to $\mathcal{DS}, \mathcal{DD}$ denotes a "definitely-different" binary relation *i.e.*, $\mathcal{DD}(a, b) = true$ if and only if *a* and *b* are known to have distinct (non-equal) values.
- 2. Insert the pair (i', e') into *T* to obtain a new list, *I*.
- 3. (Optional) If there is a desire to bound the height of the lattice due to compiletime considerations, and the size of list *I* exceeds a threshold size *Z*, then one of the pairs in *I* can be dropped from the output list so as to satisfy the size constraint.
- 4. Return *I* as the value of UPDATE($(i', e'), \langle (i_1, e_1), \ldots \rangle$).

$\mathscr{L}(A_2)$	$\mathcal{L}(A_0) = \mathrm{top}$	$\mathscr{L}(A_0) = \langle (i_1, e_1), \ldots \rangle$	$\mathscr{L}(A_0) = \bot$
$\mathcal{L}(A_1) = \mathrm{top}$	top	top	top
$\mathscr{L}(A_1) = \langle (i', e') \rangle$	top	UPDATE((i', e'), $\langle (i_1, e_1), \ldots \rangle$)	$\langle (i', e') \rangle$
$\mathscr{L}(A_1) = \bot$		\perp	\perp

Fig. 17.5 Lattice computation for $\mathscr{L}(A_2) = \mathscr{L}_{d\phi}(\mathscr{L}(A_1), \mathscr{L}(A_0))$ where $A_2 := d\phi(A_1, A_0)$ is a definition ϕ operation

$\mathscr{L}(A_2) = \mathscr{L}(A_1) \sqcap \mathscr{L}(A_0)$	$\mathscr{L}(A_0) = \operatorname{top}$	$\mathscr{L}(A_0) = \langle (i_1, e_1), \ldots \rangle$	$\mathscr{L}(A_0) = \bot$
$\mathcal{L}(A_1) = \operatorname{top}$	top	$\mathscr{L}(A_0)$	\perp
$\mathscr{L}(A_1) = \langle (i'_1, e'_1), \ldots \rangle$	$\mathscr{L}(A_1)$	$\mathscr{L}(A_1) \cap \mathscr{L}(A_0)$	\perp
$\mathscr{L}(A_1) = \bot$	\perp	\perp	\perp

Fig. 17.6 Lattice computation for $\mathscr{L}(A_2) = \mathscr{L}_{\phi}(\mathscr{L}(A_1), \mathscr{L}(A_0)) = \mathscr{L}(A_1) \sqcap \mathscr{L}(A_0)$, where $A_2 := \phi(A_1, A_0)$ is a control ϕ operation

Finally, consider a control ϕ operation that merges two array values, $A_2 := \phi(A_1, A_0)$. The join operator (\Box) is used to compute $\mathcal{L}(A_2)$, the lattice element for A_2 , as a function of $\mathcal{L}(A_1)$ and $\mathcal{L}(A_0)$, the lattice elements for A_1 and A_0 *i.e.*,

 $\mathcal{L}(A_2) = \mathcal{L}_{\phi}(\mathcal{L}(A_1), \mathcal{L}(A_0)) = \mathcal{L}(A_1) \sqcap \mathcal{L}(A_0)$. The rules for computing this join operator are shown in figure 17.6, depending on different cases for $\mathcal{L}(A_1)$ and $\mathcal{L}(A_0)$. The notation $\mathcal{L}(A_1) \cap \mathcal{L}(A_0)$ used in the middle cell in figure 17.6 denotes a simple intersection of lists $\mathcal{L}(A_1)$ and $\mathcal{L}(A_0)$ — the result is a list of pairs that appear in both $\mathcal{L}(A_1)$ and $\mathcal{L}(A_0)$.

We conclude this section by discussing the example program in figure 17.7. The partial Array SSA form for this example is shown in figure 17.8, and the data-flow equations for this example are shown in figure 17.9. Each assignment statement in the partial Array SSA form (in figure 17.8) results in one data-flow equation (in figure 17.9); the numbering S1 through S8 indicates the correspondence. Any solver can be used for these data-flow equations, including the standard worklist-based algorithm for constant propagation using scalar SSA form. The fixpoint solution is shown in figure 17.10. This solution was obtained assuming $\mathcal{L}(I) = \bot$. If, instead, variable *I* is known to equal 3 *i.e.*, $\mathcal{L}(I) = 3$, then the lattice variables that would be obtained after the fixpoint iteration step has completed are shown in figure 17.11. In either case ($\mathcal{L}(I) = \bot$ or $\mathcal{L}(I) = 3$), the resulting array element constants revealed by the algorithm can be used in whatever analyses or transformations the compiler considers to be profitable to perform.

```
\begin{array}{l} Y[3] := 99 \\ \text{if } C \text{ then} \\ D[1] := Y[3] * 2 \\ \text{else} \\ D[1] := Y[I] * 2 \\ \text{endif} \\ Z := D[1] \end{array}
```

Fig. 17.7 Sparse Constant Propagation Example

17.2.2 Beyond constant indices

In this section we address constant propagation through *non-constant array subscripts*, as a generalization of the algorithm for constant subscripts described in section 17.2.1. As an example, consider the program fragment in figure 17.12. In the loop in figure 17.12, we see that the read access of a[i] will have a constant value (k * 5 = 10), even though the index/subscript value *i* is not a constant. We would like to extend the framework from section 17.2.1 to be able to recognize the read of a[i] as constant in such programs. There are two key extensions that need to be considered for non-constant (symbolic) subscript values:

 Y_0 and D_0 in effect here.

. . . $Y_1[3] := 99$ S1: S2: $Y_2 := d\phi(Y_1, Y_0)$ if C then S3: $D_1[1] := Y_2[3] * 2$ S4: $D_2 := d\phi(D_1, D_0)$ else S5: $D_3[1] := Y_2[I] * 2$ S6: $D_4 := d\phi(D_3, D_0)$ endif $D_5 := \phi(D_2, D_4)$ S7: $Z := D_5[1]$ S8:

Fig. 17.8 Array SSA form for the Sparse Constant Propagation Example

 $\begin{array}{l} \mathrm{S1:} \ \mathscr{L}(Y_1) = <(3,99) > \\ \mathrm{S2:} \ \mathscr{L}(Y_2) = \ \mathscr{L}_{d\phi}(\mathscr{L}(Y_1),\mathscr{L}(Y_0)) \\ \mathrm{S3:} \ \mathscr{L}(D_1) = \ \mathscr{L}_{d[} | \mathscr{L}_*(\mathscr{L}_{[} | (\mathscr{L}(Y_2),3)),2)) \\ \mathrm{S4:} \ \mathscr{L}(D_2) = \ \mathscr{L}_{d\phi}(\mathscr{L}(D_1),\mathscr{L}(D_0)) \\ \mathrm{S5:} \ \mathscr{L}(D_3) = \ \mathscr{L}_{d[} | \mathscr{L}_*(\mathscr{L}_{[} | (\mathscr{L}(Y_2),\mathscr{L}(I))),2)) \\ \mathrm{S6:} \ \mathscr{L}(D_4) = \ \mathscr{L}_{d\phi}(\mathscr{L}(D_3),\mathscr{L}(D_0)) \\ \mathrm{S7:} \ \mathscr{L}(D_5) = \ \mathscr{L}_{\phi}(\mathscr{L}(D_2),\mathscr{L}(D_4)) \\ \mathrm{S8:} \ \ \mathscr{L}(Z) = \ \mathscr{L}_{[} | (\mathscr{L}(D_5),1) \end{array}$

Fig. 17.9 Data-flow Equations for the Sparse Constant Propagation Example

 $\begin{array}{l} \mathrm{S1:} \ \mathcal{L}(Y_1) = \left< (3,99) \right> \\ \mathrm{S2:} \ \mathcal{L}(Y_2) = \left< (3,99) \right> \\ \mathrm{S3:} \ \mathcal{L}(D_1) = \left< (1,198) \right> \\ \mathrm{S4:} \ \mathcal{L}(D_2) = \left< (1,198) \right> \\ \mathrm{S5:} \ \mathcal{L}(D_3) = \bot \\ \mathrm{S6:} \ \mathcal{L}(D_4) = \bot \\ \mathrm{S7:} \ \mathcal{L}(D_5) = \bot \\ \mathrm{S8:} \ \mathcal{L}(Z) = \bot \end{array}$

Fig. 17.10 Solution to data-flow equations from figure 17.9, assuming *I* is unknown

 $\begin{array}{l} \mathrm{S1:} \ \mathscr{L}(Y_1) = \left\langle (3,99) \right\rangle \\ \mathrm{S2:} \ \mathscr{L}(Y_2) = \left\langle (3,99) \right\rangle \\ \mathrm{S3:} \ \mathscr{L}(D_1) = \left\langle (1,198) \right\rangle \\ \mathrm{S4:} \ \mathscr{L}(D_2) = \left\langle (1,198) \right\rangle \\ \mathrm{S5:} \ \mathscr{L}(D_3) = \left\langle (1,198) \right\rangle \\ \mathrm{S6:} \ \mathscr{L}(D_4) = \left\langle (1,198) \right\rangle \\ \mathrm{S7:} \ \mathscr{L}(D_5) = \left\langle (1,198) \right\rangle \\ \mathrm{S8:} \ \mathscr{L}(Z) = 198 \end{array}$

Fig. 17.11 Solution to data-flow equations from figure 17.9, assuming *I* is known to be = 3

```
k := 2 \\ do \ i := ... \\ ... \\ a[i] := k * 5 \\ ... := a[i] \\ enddo
```

Fig. 17.12 Example of Constant Propagation through Non-constant Index

- For constants, C_1 and C_2 , $\mathscr{DS}(C_1, C_2) \neq \mathscr{DD}(C_1, C_2)$. However, for two symbols, S_1 and S_2 , it is possible that both $\mathscr{DS}(S_1, S_2)$ and $\mathscr{DD}(S_1, S_2)$ are FALSE, that is, we don't know if they are the same or different.
- For constants, C_1 and C_2 , the values for $\mathscr{DS}(C_1, C_2)$ and $\mathscr{DD}(C_1, C_2)$ can be computed by inspection. For symbolic indices, however, some program analysis is necessary to compute the \mathscr{DS} and \mathscr{DD} relations.

We now discuss the compile-time computation of \mathscr{DS} and \mathscr{DD} for symbolic indices. Observe that, given index values I_1 and I_2 , only one of the following three cases is possible:

```
Case 1: \mathscr{DS}(I_1, I_2) = \text{FALSE}; \mathscr{DD}(I_1, I_2) = \text{FALSE}
Case 2: \mathscr{DS}(I_1, I_2) = \text{TRUE}; \mathscr{DD}(I_1, I_2) = \text{FALSE}
Case 3: \mathscr{DS}(I_1, I_2) = \text{FALSE}; \mathscr{DD}(I_1, I_2) = \text{TRUE}
```

The first case is the most conservative solution. In the absence of any other knowledge, it is always correct to state that $\mathscr{DS}(I_1, I_2) = false$ and $\mathscr{DD}(I_1, I_2) = false$.

The problem of determining if two symbolic index values are the same is equivalent to the classical problem of *global value numbering*. If two indices *i* and *j* have the same value number, then $\mathscr{DS}(i, j)$ must = *true*. The problem of computing \mathscr{DD} is more complex. Note that \mathscr{DD} , unlike \mathscr{DS} , is not an equivalence relation because \mathscr{DD} is not transitive. If $\mathscr{DD}(A, B) = true$ and $\mathscr{DD}(B, C) = true$, it does not imply that $\mathscr{DD}(A, C) = true$. However, we can leverage past work on array dependence analysis to identify cases for which \mathscr{DD} can be evaluated to *true*. For example, it is clear that $\mathscr{DD}(i, i + 1) = true$, and that $\mathscr{DD}(i, 0) = true$ if *i* is a loop index variable that is known to be ≥ 1 .

Let us consider how the \mathscr{DS} and \mathscr{DD} relations for symbolic index values are used by our constant propagation algorithms. Note that the specification of how \mathscr{DS} and \mathscr{DD} are used is a separate issue from the precision of the \mathscr{DS} and \mathscr{DD} values. We now describe how the lattice and the lattice operations presented in section 17.2.1 can be extended to deal with non-constant subscripts.

First, consider the lattice itself. The top and \perp lattice elements retain the same meaning as in section 17.2.1 *viz.*, SET(top) = { } and SET(\perp) = $\mathcal{U}_{ind}^A \times \mathcal{U}_{elem}^A$. Each

element in the lattice is a list of index-value pairs where the value is still required to be constant but the index may be symbolic — the index is represented by its value number.

We now revisit the processing of an array element read of $A_1[k]$ and the processing of an array element write of $A_1[k]$. These operations were presented in section 17.2.1 (figures 17.3 and 17.4) for constant indices. The versions for non-constant indices appear in figure 17.13 and figure 17.14. For the read operation in figure 17.13, if there exists a pair (i_j, e_j) such that $\mathscr{DS}(i_j, \text{VALNUM}(k)) = true (i.e., <math>i_j$ and k have the same value number), then the result is e_j . Otherwise, the result is top or \perp as specified in figure 17.13. For the write operation in figure 17.14, if the value of the right-hand-side, i, is a constant, the result is the singleton list $\langle (\text{VALNUM}(k), \mathcal{L}(i)) \rangle$. Otherwise, the result is top or \perp as specified in figure 17.14.

$\mathscr{L}(A_1[k])$	$\mathcal{L}(k) = \mathrm{top}$	$\mathscr{L}(k) = \text{VALNUM}(k)$	$\mathscr{L}(k) = \bot$
$\mathcal{L}(A_1) = \mathrm{top}$	top	top	T
$\mathscr{L}(A_1) = \langle (i_1, e_1), \ldots \rangle$	top	e_j , if $\exists (i_j, e_j) \in \mathscr{L}(A_1)$ with $\mathscr{DS}(i_j, \text{VALNUM}(k)) = true$ \perp , otherwise	T
$\mathscr{L}(A_1) = \bot$	T	Ţ	L

Fig. 17.13 Lattice computation for $\mathcal{L}(A_1[k]) = \mathcal{L}_{[]}(\mathcal{L}(A_1), \mathcal{L}(k))$, where $A_1[k]$ is an array element read operator. If $\mathcal{L}(k) = \text{VALNUM}(k)$, the lattice value of index k is a value number that represents a constant or a symbolic value.

$\mathscr{L}(A_1)$	$\mathcal{L}(i) = \mathrm{top}$	$\mathcal{L}(i) = Constant$	$\mathscr{L}(i) \!=\! \bot$
$\mathcal{L}(k) = \mathrm{top}$	top	top	\perp
$\mathscr{L}(k) = \text{VALNUM}(k)$	top	$\langle (VALNUM(k), \mathcal{L}(i)) \rangle$	\perp
$\mathscr{L}(k) = \bot$	\perp	\bot	\perp

Fig. 17.14 Lattice computation for $\mathcal{L}(A_1) = \mathcal{L}_{d[i]}(\mathcal{L}(k), \mathcal{L}(i))$, where $A_1[k] := i$ is an array element write operator. If $\mathcal{L}(k) = \text{VALNUM}(k)$, the lattice value of index k is a value number that represents a constant or a symbolic value.

Let us now consider the propagation of lattice values through $d\phi$ operators. The only extension required relative to figure 17.5 is that the \mathcal{DD} relation used in performing the UPDATE operation should be able to determine when $\mathcal{DD}(i', i_j) = true$ if i' and i_j are symbolic value numbers rather than constants. (If no symbolic information is available for i' and i_j , then it is always safe to return $\mathcal{DD}(i', i_j) = false$.)

17.3 E	xtension	to objects:	redundant	load	elimination	
--------	----------	-------------	-----------	------	-------------	--

17.3 Extension to objects: redundant load elimination

In this section, we introduce redundant load elimination as an exemplar of a program optimization that can be extended to heap objects in strongly typed languages by using Array SSA form. This extension models object references (pointers) as indices into hypothetical *heap arrays* (Section 17.3.1). We then describe how definitely-same and definitely-different analyses can be extended to heap array indices (Section 17.3.2), followed by a *scalar replacement* transformation that uses the analysis results to perform load elimination (Section 17.3.3).

17.3.1 Analysis framework

We introduce a formalism called *heap arrays* which allows us to model object references as associative arrays. An *extended Array SSA* form is constructed on heap arrays by adding *use-* ϕ functions. For each field *x*, we introduce a hypothetical one-dimensional heap array, \mathcal{H}^x . Heap array \mathcal{H}^x consolidates all instances of field *x* present in the heap. Heap arrays are indexed by object references. Thus, a GETFIELD of *p.x* is modeled as a read of element $\mathcal{H}^x[p]$, and a PUTFIELD of *q.x* is modeled as a write of element $\mathcal{H}^x[q]$. The use of distinct heap arrays for distinct fields leverages the fact that accesses to distinct fields must be directed to distinct memory locations in a strongly typed language. Note that field *x* is considered to be the same field for objects of types C_1 and C_2 , if C_2 is a subtype of C_1 . Accesses to one-dimensional array objects with the same element type are modeled as accesses to a single *two-dimensional* heap array for that element type, with one dimension indexed by the object reference as in heap arrays for fields, and the second dimension indexed by the integer subscript.

Heap arrays are renamed in accordance with an *extended* Array SSA form that contains three kinds of ϕ functions:

- 1. A *control* ϕ from scalar SSA form.
- 2. A *definition* ϕ ($d\phi$) from Array SSA form.
- 3. A *use* ϕ ($u\phi$) function creates a new name whenever a statement reads a heap array element. $u\phi$ functions represent the extension in "extended" Array SSA form.

The main purpose of the $u\phi$ function is to link together load instructions for the same heap array in control-flow order. While $u\phi$ functions are used by the redundant load elimination optimization presented in this chapter, it is not necessary for analysis algorithms (*e.g.*, constant propagation) that do not require the creation of a new name at each use.

17.3.2 Definitely-same and definitely-different analyses for heap array indices

In this section, we show how global value numbering and allocation site information can be used to efficiently compute *definitely-same* (\mathscr{DS}) and *definitelydifferent* (\mathscr{DS}) information for heap array indices, thereby reducing pointer analysis queries to array index queries. If more sophisticated pointer analyses are available in a compiler, they can be used to further refine the \mathscr{DS} and \mathscr{DS} information.

As an example, Figure 17.15 illustrates two different cases of scalar replacement (load elimination) for object fields. The notation Hx[p] refers to a read-/write access of heap array element, $\mathscr{H}^{x}[p]$. For the original program in figure 17.15(a), introducing a scalar temporary T1 for the store (def) of p.x can enable the load (use) of r.x to be eliminated *i.e.*, to be replaced by a use of T1. Figure 17.15(b) contains an example in which a scalar temporary (T2) is introduced for the first load of p.x, thus enabling the second load of r.x to be eliminated *i.e.*, replaced by T2. In both cases, the goal of our analysis is to determine that the load of r.x is redundant, thereby enabling the compiler to replace it by a use of scalar temporary that captures the value in p.x. We need to establish two facts to perform this transformation: 1) object references p and r are identical (definitely same) in all program executions, and 2) object references q and r are distinct (definitely different) in all program executions.

As before, we use the notation $\mathcal{V}(i)$ to denote the value number of SSA variable *i*. Therefore, if $\mathcal{V}(i) = \mathcal{V}(j)$, then $\mathcal{DS}(i, j) = true$. For the code fragment above, the statement, p := r, ensures that *p* and *r* are given the same value number, $\mathcal{V}(p) = \mathcal{V}(r)$, so that $\mathcal{DS}(p, r) = true$. The problem of computing \mathcal{DD} for object references is more complex than value numbering, and relates to pointer alias analysis. We outline a simple and sound approach below, which can be replaced by more sophisticated techniques as needed. It relies on two observations related to allocation-sites:

- 1. Object references that contain the results of distinct allocation-sites must be different.
- 2. An object reference containing the result of an allocation-site must be different from any object reference that occurs at a program point that dominates the allocation site in the control-flow graph. For example, in Figure 17.15, the presence of the allocation site in q := new Type1 ensures that $\mathcal{DD}(p,q) = true$.

17.3.3 Scalar replacement algorithm

The main program analysis needed to enable redundant load elimination is *index propagation*, which identifies the set of indices that are *available* at a specific

17.3 Extension to objects: redundant load elimination

Original program:

Original program:

r := p	r := p
q := new Type1	q := new Type1
<pre> p.x := // Hx[p] := q.x := // Hx[q] := := r.x // := Hx[r]</pre>	:= p.x //:= Hx[p] q.x := // Hx[q] := := r.x //:= Hx[r]

After redundant load elimination:

After redundant load elimination:

r := q :=	p new Type1	r := p q := new Type1	
 T1 :=		 T2 := p.x	
p.x :=	T1	:= T2	
q.x :=	•••	q.x :=	
:=	T1	:= T2	
	(a)		(b)

Fig. 17.15 Examples of scalar replacement

$\mathscr{L}(A_2)$	$\mathscr{L}(A_0) = \operatorname{top}$	$\mathscr{L}(A_0) = \langle \mathbf{i}_1, \ldots \rangle$	$\mathscr{L}(A_0) = \bot$
$\mathcal{L}(A_1) = \mathrm{top}$	top	top	top
$\mathscr{L}(A_1) = \langle \mathbf{i'} \rangle$	top	UPDATE $(\mathbf{i'}, \langle (\mathbf{i_1}), \ldots \rangle)$	$\langle \mathbf{i'} \rangle$
$\mathscr{L}(A_1) = \bot$	Ĺ	Ĺ	Ţ

Fig. 17.16 Lattice computation for $\mathscr{L}(A_2) = \mathscr{L}_{d\phi}(\mathscr{L}(A_1), \mathscr{L}(A_0))$ where $A_2 := d\phi(A_1, A_0)$ is a definition ϕ operation

$\mathscr{L}(A_2)$	$\mathscr{L}(A_0) = \operatorname{top}$	$\mathscr{L}(A_0) = \langle (\mathbf{i}_1), \ldots \rangle$	$\mathscr{L}(A_0) = \bot$
$\mathcal{L}(A_1) = \mathrm{top}$	top	top	top
$\mathscr{L}(A_1) = \langle \mathbf{i'} \rangle$	top	$\mathscr{L}(A_1) \cup \mathscr{L}(A_0)$	$\mathscr{L}(A_1)$
$\mathscr{L}(A_1) = \bot$	T	T	T

Fig. 17.17 Lattice computation for $\mathscr{L}(A_2) = \mathscr{L}_{u\phi}(\mathscr{L}(A_1), \mathscr{L}(A_0))$ where $A_2 := u\phi(A_1, A_0)$ is a use ϕ operation

$\mathscr{L}(A_2) = \mathscr{L}(A_1) \sqcap \mathscr{L}(A_0)$	$\mathscr{L}(A_0) = \operatorname{top}$	$\mathscr{L}(A_0) = \langle (\mathbf{i}_1), \ldots \rangle$	$\mathscr{L}(A_0) = \bot$
$\mathcal{L}(A_1) = \operatorname{top}$	top	$\mathscr{L}(A_0)$	\perp
$\mathscr{L}(A_1) = \langle \mathbf{i}'_1, \ldots \rangle$	$\mathscr{L}(A_1)$	$\mathscr{L}(A_1) \cap \mathscr{L}(A_0)$	\perp
$\mathscr{L}(A_1) = \bot$	\perp	\perp	\perp

Fig. 17.18 Lattice computation for $\mathscr{L}(A_2) = \mathscr{L}_{\phi}(\mathscr{L}(A_1), \mathscr{L}(A_0)) = \mathscr{L}(A_1) \sqcap \mathscr{L}(A_0)$, where $A_2 := \phi(A_1, A_0)$ is a control ϕ operation

(a) Extanded Arreau SSA forms	(b) After index propagation.	(a) After transformation.
(a) Extended Array SSA form:	(b) Alter index propagation.	(c) After transformation:
r := p	$\mathscr{L}(\mathscr{H}_0^x) = \{\}$	r := p
q := new Type1	0	q := new Type1
d new lyber	$\mathscr{L}(\mathscr{H}_1^x) = \{\mathscr{V}(p) = \mathscr{V}(r)\}$	d - new lyber
	-	
$\mathscr{H}_1^x[p] := \ldots$	$\mathscr{L}(\mathscr{H}_2^x) = \{\mathscr{V}(p) = \mathscr{V}(r)\}$	T1 :=
$\mathscr{H}_{2}^{x} := d\phi(\mathscr{H}_{1}^{x}, \mathscr{H}_{0}^{x})$	$\mathscr{L}(\mathscr{H}_3^x) = \{\mathscr{V}(q)\}$	p.x := T1
$\mathscr{H}_{3}^{x}[q] := \ldots$	$\mathcal{L}(\mathcal{H}_4^x) = \{\mathcal{V}(p) = \mathcal{V}(r), \mathcal{V}(q)\}$	q.x :=
$\mathscr{H}_4^x := d\phi(\mathscr{H}_3^x, \mathscr{H}_2^x)$	[2, (0, 4), (1, (p))] = ((1, (p)))	:= T1
$\ldots := \mathscr{H}_4^x[r]$		

Fig. 17.19 Trace of index propagation and load elimination transformation for program in figure 17.15(a)

def/use A_i of heap array A. Index propagation is a data-flow problem, the goal of which is to compute a lattice value $\mathscr{L}(\mathscr{H})$ for each renamed heap variable \mathscr{H} in the Array SSA form such that a load of $\mathscr{H}[\mathbf{i}]$ is *available* if $\mathscr{V}(\mathbf{i}) \in \mathscr{L}(\mathscr{H})$. Note that the lattice element does not include the value of $\mathscr{H}[\mathbf{i}]$ (as in constant propagation), just the fact that it is available. Figures 17.16, 17.17 and 17.18 give the lattice computations which define the index propagation solution. The notation UPDATE($\mathbf{i}', \langle \mathbf{i}_1, \ldots \rangle$) used in the middle cell in figure 17.16 denotes a special update of the list $\mathscr{L}(A_0) = \langle \mathbf{i}_1, \ldots \rangle$ with respect to index \mathbf{i}' . UPDATE involves four steps:

- 1. Compute the list $T = \{ \mathbf{i}_j \mid \mathbf{i}_j \in \mathcal{L}(A_0) \text{ and } \mathcal{DD}(\mathbf{i}', \mathbf{i}_j) = true \}$. List *T* contains only those indices from $\mathcal{L}(A_0)$ that are *definitely different* from \mathbf{i}' .
- 2. Insert **i**' into *T* to obtain a new list, *I*.
- 3. (Optional) As before, if there is a desire to bound the height of the lattice due to compile-time considerations, and the size of list *I* exceeds a threshold size *Z*, then any one of the indices in *I* can be dropped from the output list.
- 4. Return *I* as the value of UPDATE($\mathbf{i'}, \langle \mathbf{i_1}, \ldots \rangle$).


After index propagation, the algorithm selects a load, $A_j[\mathbf{x}]$, for scalar replacement if and only if index propagation determines that an index with value number $\mathcal{V}(\mathbf{x})$ is available at the def of A_j . Figure 17.19 illustrates a trace of this load elimination algorithm for the example program in figure 17.15(a). Figure 17.19(a) shows the extended Array SSA form computed for this example program. The results of index propagation are shown in figure 17.19(b). These results depend on definitely-different analysis establishing that $\mathcal{V}(p) \neq \mathcal{V}(q)$ and definitely-same analysis establishing that $\mathcal{V}(p) = \mathcal{V}(r)$. Figure 17.19(c) shows the transformed code after performing the scalar replacement actions. The load of $p \cdot x$ has thus been eliminated in the transformed code, and replaced by a use of the scalar temporary, T1.

1	7.	4	F	u	rt	h	er	r	ea	ac	lir	١g	s																																				2	47	7
•	•	•	•	•				•	•	•	•	•	•	•	,	•	•	•	,	•	•	•		•	•	•		•	•	•	•		•	•	•	•	•	•	•	•	•	•		•	•	•	•	•		, .	•

17.4 Further readings

In this chapter, we introduced an Array SSA form that captures element-level data-flow information for array variables, illustrated how it can be used to extend program analyses for scalars to array variables using constant propagation as an exemplar, and illustrated how it can be used to extend optimizations for scalars to array variables using load elimination in heap objects as an exemplar. In addition to reading the other chapters in this book for related topics, the interested reader can consult [176] for details on full Array SSA form, [177] for details on constant propagation using Array SSA form, [125] for details on load and store elimination for pointer-based objects using Array SSA form, [263] for efficient dependence analysis of pointer-based array objects, and [22] for extensions of this load elimination algorithm to parallel programs.

There are many possible directions for future research based on this work. The definitely-same and definitely-different analyses outlined in this chapter are sound, but conservative. In restricted cases, they can be made more precise using array subscript analysis from polyhedral compilation frameworks. Achieving a robust integration of Array SSA and polyhedral approaches is an interesting goal for future research. Past work on Fuzzy Array Data-flow Analysis (FADA) [23] may provide a useful foundation for exploring such an integration. Another interesting direction is to extend the value numbering and definitely-different analyses mentioned in section 17.2.2 so that they can be combined with constant propagation rather than performed as a pre-pass. An ultimate goal is to combine conditional constant, type propagation, value numbering, partial redundancy elimination, and scalar replacement analyses within a single framework that can be used to analyze scalar variables, array variables, and pointer objects with a unified approach.



TODO: Style: instructive, no performance results, try for max pages 10 per ssainput

code generation instruction set architecture!ISA calling conventions code selection liveness register allocation



SSA Form and Code Generation B. Dupont de Dinechin

In a compiler for imperative languages such as C, C++, or FORTRAN, the code generator covers the set of code transformations and optimizations that operate on a program representation close to the target machine Instruction Set Architecture (ISA). The code generator produces an assembly source or relocatable file with debugging information as result.

The main duties of code generation are: lowering the program Intermediate Representation (IR) [280] to the target machine instructions and calling conventions; laying out data objects in sections; composing the stack frames; allocating variable live ranges to architectural registers; scheduling instructions to exploit micro-architecture features; and producing assembly source or object code.

Historically, the 1986 edition of the "Compilers Principles, Techniques, and Tools" Dragon Book by Aho et al. [2] lists the tasks of code generation as:

- Instruction selection and lowering of the calling conventions.
- Control-flow (dominators, loops) and data-flow (variable liveness) analyses.
- Register allocation and stack frame building.
- Peephole optimizations.

Ten years later, the 1997 textbook "Advanced Compiler Design & Implementation" by Muchnick [213] extends code generation with the following tasks:

- Loop unrolling and basic block replication.
- Instruction scheduling and software pipelining.
- · Branch optimizations and basic block alignment.

In high-end compilers such as Open64 [68, 69], GCC [278] or LLVM [184], code generation techniques have significantly evolved, as they are mainly responsible for exploiting the performance-oriented features of architectures and micro-architectures. In those compilers, code generator optimizations include:

254

select, instruction two-address mode hardware looping SIMD VLIW instruction set architecture!ISA\mainidx

- If-conversion using select, conditional move, or predicated, instructions (Chapter 20).
- Use of specialized addressing modes such as auto-modified addressing [188] and modulo addressing.
- Exploitation of hardware looping [191] or static branch prediction hints.
- Matching fixed-point arithmetic and SIMD idioms to special instructions.
- Memory hierarchy optimizations, including cache prefetching and register preloading [101].
- VLIW instruction bundling, where parallel instruction groups constructed by postpass instruction scheduling are encoded into instruction bundles [166].

This sophistication of modern compiler code generation motivates the introduction of the SSA form on the machine code program representation in order to simplify some of the analyses and optimizations. In particular, liveness analysis (Chapter 9), if-conversion (Chapter 20), unrolling-based loop optimizations (Chapter 10), and exploitation of special instructions or addressing modes benefit significantly from the SSA form. Chapter 19 presents an advanced technique of instruction selection on the SSA form by solving a specialized quadratic assignment problem (PBQP). Although there is a debate as to whether or not SSA form should be used in a register allocator, Chapter 22 makes a convincing case for it. The challenge of correct and efficient SSA form destruction under the constraints of machine code is addressed in Chapter 21. Finally, Chapter 23 illustrates how the SSA form has been successfully applied to hardware compilation.

In this chapter, we review some of the issues of inserting the SSA form in a code generator, based on experience with a family of production code generators and linear assembly optimizers for the ST120 DSP core [104][99, 284, 249] and the Lx/ST200 VLIW family [119][102, 103, 42, 41, 39]. Section 18.1 presents the challenges of maintaining the SSA form on a program representation based on machine instructions. Section 18.2 discusses two code generator optimizations that seem at odds with the SSA form, yet must occur before register allocation. One is if-conversion, whose modern formulations require an extension of the SSA form. The other is prepass instruction scheduling, which does not seem to benefit from the SSA form. Constructing and destructing SSA form in a code generator is required in such case, so Section 18.3 characterizes various SSA form destruction algorithms with regards to satisfying the constraints of machine code.

18.1 SSA form engineering issues

18.1.1 Instructions, operands, operations, and operators

An *instruction* is a member of the machine instruction set architecture (ISA). Instructions access values and modify the machine state through *operands*. We

distinguish *explicit operands*, which are associated with a specific bit-field in the instruction encoding, from *implicit operands*, without any encoding bits. Explicit operands correspond to allocatable architectural registers, immediate values, or instruction modifiers. Implicit operands correspond to dedicated architectural registers, and to registers implicitly used by some instructions; for instance, the status register, the procedure link register, or the stack pointer.

An *operation* is an instance of an instruction that composes a program. It is seen by the compiler as an *operator* applied to a list of operands (explicit & implicit), along with operand naming constraints, and has a set of clobbered registers. The compiler view of operations also involves *indirect operands*, which are not apparent in the instruction behavior, but are required to connect the flow of values between operations. Implicit operands correspond to the registers used for passing arguments and returning results at function call sites, and may also be used for the registers encoded in register mask immediates.

operands, explicit|mainidx operands, implicit|mainidx dedicated registers|mainidx operation|mainidx instruction|mainidx operator|mainidx operand, indirect|mainidx constant propagation registers, status range analysis data-flow analysis, non-zero value speculation

18.1.2 Representation of instruction semantics

Unlike IR operators, there is no straightforward mapping between machine instructions and their semantics. For instance, a subtract instruction with operands (a, b, c) may either compute $c \leftarrow a - b$ or $c \leftarrow b - a$ or any such expression with permuted operands. Yet basic SSA form code cleanups, such as constant propagation^{*} or sign extension removal need to know what is actually computed by machine instructions. Machine instructions may also have multiple target operands, such as memory accesses with auto-modified addressing, combined division-modulus instructions, or side-effects on status registers^{*}.

There are two ways to associate machine instructions with semantics:

- Add properties to the instruction operator and to its operands, a technique used by the Open64 compiler. Operator properties include *isAdd, isLoad,* etc. Typical operand properties include *isLeft, isRight, isBase, isOffset, isPredicated,* etc. Extended properties that involve the operator and some of its operands include *isAssociative, isCommutative,* etc.
- Associate a *semantic combinator* [308], that is, a tree of IR-like operators, to each target operand of a machine instruction. This alternative was implemented in the SML/NJ [190] compiler and the LAO compiler [99].

An issue related to the representation of instruction semantics is how to encode it. Most information can be statically tabulated by the instruction operator, yet properties such as safety for control speculation, or equivalence to a simple IR instruction, can be refined by the context where the instruction appears. For instance, range propagation may ensure that an addition cannot overflow, that a division by zero is impossible, or that a memory access is safe for control speculation. Context-dependent semantics, which needs to be associated with

^{18.1} SSA form engineering issues

instruction, pseudoparallel copy register tuples hardware loop|mainidx register allocation instruction, kill pinning two-address mode parallel copy live range pinning

specific machine instructions in the code generator internal representation, can be provided as annotations that overrides the statically tabulated information.

Finally, code generation for some instruction set architectures require that pseudo-instructions with standard semantics be available, besides variants of ϕ -functions and parallel copy operations.

- Machine instructions that operate on register pairs, such as the long multiplies on the ARM, or more generally on register tuples, must be handled. In such cases there is a need for pseudo-instructions to compose wide operands in register tuples, and to extract independently register allocatable operands from wide operands.
- Embedded processor architectures such as the Tensilica Xtensa [135] provide zero-overhead loops (hardware loops), where an implicit conditional branch back to the loop header is taken whenever the program counter matches some address. The implied loop-back branch is also conveniently materialized by a pseudo-instruction.
- Register allocation for predicated architectures requires that the live-ranges of temporary variables with predicated definitions be contained by pseudo-instructions [133] that provide backward kill points for liveness analysis.

18.1.3 Operand naming constraints

Implicit operands and indirect operands are constrained to specific architectural registers either by the instruction set architecture (ISA constraints), or by the application binary interface (ABI constraints). An effective way to deal with such *dedicated register* naming constraints in the SSA form is by inserting parallel copy operations that write to the constrained source operands, or read from the constrained target operands of instructions. The new SSA variables thus created are pre-colored with the required architectural register. With modern SSA form destruction [277, 41] (see Chapter 21), copy operations are aggressively coalesced, and the remaining ones are sequentialized into machine operations.

Explicit instruction operands may be constrained to use the same resource (an unspecified architectural register) between a source and a target operand, as illustrated by most x86 instructions [267] and by DSP-style auto-modified addressing modes [188]. A related naming constraint is to require different resources between source and destination operands, as with the mul instructions on the ARMv5 processors. The *same resource* naming constraints are represented under the SSA form by inserting a copy operation between the constrained source operand and a new variable, then using this new variable as the constrained source operand. In case of multiple constrained source operands, a parallel copy operation is used. Again, those copy operations are processed by the SSA form destruction.

A wider case of operand naming constraint is when a variable must be bound to a specific architectural register at all points in the program. This is the case with the stack pointer, as interrupt handling may reuse the run-time stack at any

program point. One possibility is to inhibit the promotion of the stack pointer to a SSA variable. Stack pointer definitions including memory allocations through alloca(), activation frame creation/destruction, are then encapsulated as instances of a specific pseudo-instruction. Instructions that use the stack pointer must be treated as special cases for the SSA form analyses and optimizations.

select, instruction EPIC instruction, predicate define cmov, instruction cmov

predicated execution

18.1.4 Non-kill target operands

The SSA form requires that variable definitions be killing definitions. This is not the case for target operands such as a status register that contains several independent bit-fields. Moreover, some instruction effects on bit-field may be *sticky*, that is, with an implied disjunction (or) with the previous value. Typical sticky bits include exception flags of the IEEE 754 arithmetic, or the integer overflow flag on DSPs with fixed-point arithmetic. When mapping a status register to a SSA variable, any operation that partially reads or modifies the register bitfields should appear as reading and writing the corresponding variable.

Predicated execution and conditional execution are other sources of definitions that do not kill their target register. The execution of predicated instructions is guarded by the evaluation of a single bit operand. The execution of conditional instructions is guarded by the evaluation of a condition on a multi-bit operand. We extend the ISA classification of [201] to distinguish four classes:

- **Partial predicated execution support** select instructions, first introduced by the Multiflow TRACE architecture [84], are provided. These instructions write to a destination register the value of one among two source operands, depending on the condition tested on a third source operand. The Multiflow TRACE 500 architecture was to include predicated store and floating-point instructions [196].
- **Full predicated execution support** Most instructions accept a Boolean predicate operand, which nullifies the instruction effects if the predicate evaluates to false. EPIC-style architectures also provide predicate define instructions (PDIs) to efficiently evaluate predicates corresponding to nested conditions: Unconditional, Conditional, parallel or, parallel and [133].
- **Partial conditional execution support** Conditional move (cmov) instructions, first introduced by the Alpha AXP architecture [35], are provided.*instructions are available in the ia32 ISA since the Pentium Pro.
- **Full conditional execution support** Most instructions are conditionally executed depending on the evaluation of a condition of a source operand. On the ARM architecture, the implicit source operand is a bit-field in the status register and the condition is encoded on 4 bits. On the VelociTITM TMS230C6x architecture [266], the source operand is a general register encoded on 3 bits and the condition is encoded on 1 bit.

258

transtent informat invariants ϕ -function, as multiplexer σ -function parallel copy loop nesting forest conventional SSA

SSAPRE

transient informate 198.1.5 Program representation invariants

Engineering a code generator requires decisions about what information is transient, or belongs to the invariants of the program representation. An *invariant* is a property which is ensured before and after each phase. Transient information is recomputed as needed by some phases from the program representation invariants. The applicability of the SSA form only spans the early phases of the code generation process: from instruction selection, down to register allocation. After register allocation, program variables are mapped to architectural registers or to memory locations, so the SSA form analyses and optimizations no longer apply. In addition, a program may be only partially converted to the SSA form. This motivates the engineering of the SSA form as extensions to a baseline code generator program representation.

Some extensions to the program representation required by the SSA form are better engineered as invariants, in particular for operands, operations, basic blocks, and control-flow graph. Operands which are SSA variables need to record the unique operation that defines them as a target operand, and possibly to maintain the list of where they appear as source operands. Operations such as ϕ -functions^{*}, σ -functions^{*} of the SSI form [39] (see Chapter 13), and parallel copies^{*} may appear as regular operations constrained to specific places in the basic blocks. The incoming (resp. outgoing) arcs of basic blocks need also be kept in the same order as the operands of each of its ϕ -functions (resp. σ -functions).

A program representation invariant that impacts SSA form engineering is the structure of loops. The modern way of identifying loops in a CFG is the construction of a loop nesting forest as defined by Ramalingam [245]. Non-reducible control-flow allows for different loop nesting forests for a given CFG, yet high-level information such as loop-carried memory dependences, or user-level loop annotations, are provided to the code generator. This information is attached to a loop structure, which thus becomes an invariant. The impact on the SSA form is that some loop nesting forests, such as the Havlak [147] loop structure, are more suitable than others as they enable to attach to basic blocks the results of key analyses such as SSA variable liveness [39] (see Chapter 9).

Live-in and live-out sets at basic block boundaries are also candidates for being program representation invariants. However, when using and updating liveness information under the SSA form, it appears convenient to distinguish the ϕ -function contributions from the results of data-flow fix-point computation. In particular, Sreedhar et al. [277] introduced the ϕ -function semantics that became later known as *multiplexing mode* (see Chapter 21) where a ϕ -function $B_0: a_0 = \phi(B_1: a_1, \dots, B_n: a_n)$ makes a_0 live-in of basic block B_0 , and a_1, \dots, a_n live-out of basic blocks B_1, \dots, B_n . The classic basic block invariants LiveIn(B) and LiveOut(B) are then complemented with PhiDefs(B) and PhiUses(B).

Finally, some compilers adopt the invariant that the SSA form be *conventional* across the code generation phases. This approach is motivated by the fact that classic optimizations such as SSAPRE^{*}[172] (see Chapter 11) require that 'the live ranges of different versions of the same original program variable do not overlap', implying the SSA form to be conventional. Other compilers that use SSA numbers and omit the ϕ -functions from the program representation [183] are similarly constrained. Work by Sreedhar et al. [277] and by Boissinot et al. [41] clarified how to convert the transformed SSA^{*} form conventional wherever required, so there is no reason nowadays for this property to be an invariant.

transformed SSA, T-SSA if-conversion excepting instruction load, dismissible

18.2 Code generation phases and the SSA form

18.2.1 Classic if-conversion

If-conversion refers to optimizations that convert a program region to straightline code. It is primarily motivated by instruction scheduling on instruction-level parallel cores [201], as removing conditional branches enables to:

- eliminate branch resolution stalls in the instruction pipeline,
- reduce uses of the branch unit, which is often single-issue,
- increase the size of the instruction scheduling regions.

In case of inner loop bodies, if-conversion further enables vectorization [6] and software pipelining [228] (modulo scheduling). Consequently, control-flow regions selected for if-conversion are acyclic, even though seminal techniques [6, 228] consider more general control-flow.

The scope and effectiveness of if-conversion depends on the ISA support. In principle, any if-conversion technique targeted to full predicated or conditional execution support may be adapted to partial predicated or conditional execution support. For instance, non-predicated instructions with side-effects such as memory accesses can be used in combination with select to provide a harmless effective address in case the operation must be nullified [201].

Besides predicated or conditional execution, architectural support for ifconversion is improved by supporting speculative execution. Speculative execution (control speculation) refers to executing an operation before knowing that its execution is required, such as when moving code above a branch [196] or promoting operation predicates [201]. Speculative execution assumes that instructions have reversible side effects, so speculating potentially excepting instructions requires architectural support. On the Multiflow TRACE 300 architecture and later on the Lx VLIW architecture [119], non-trapping memory loads known as *dismissible* are provided. The IMPACT EPIC architecture speculative execution [16] is generalized from the *sentinel* model [200].

The classic contributions to if-conversion did not consider the SSA form:

Allen et al. [6] Conversion of control dependences to data dependences, motivated by inner loop vectorization. They distinguish forward branches, exit branches, and backward branches, and compute Boolean guards accordingly.

program dependence graph dependence, controlstore, predicatedpredicate promotion WCET predicated switching, SSApredicated switching,

predicated switching instruction As this work pre-dates the Program Dependence Graph^{*}[124] (see Chapter 14), complexity of the resulting Boolean expressions is an issue. When comparing to later if-conversion techniques, only the conversion of forward branches is relevant.

- Park & Schlansker [228] Formulation of the 'RK algorithm' based on control dependences. They assume a fully predicated architecture with only Conditional PDIs. The R function assigns a minimal set of Boolean predicates to basic blocks, and the K function express the way these predicates are computed. The algorithm is general enough to process cyclic and irreducible rooted flow graphs, but in practice it is applied to single entry acyclic regions.
- **Blickstein et al.** [35] Pioneering use of cmov instructions to replace conditional branches in the GEM compilers for the Alpha AXP architecture.
- **Lowney et al.** [196] Matching of the innermost if-then constructs in the Multiflow Trace Scheduling compiler, in order to generate the select and the predicated memory store operations.
- **Fang [118]** The proposed algorithm assumes a fully predicated architecture with conditional PDIs. It is tailored to acyclic regions with single entry and multiple exits, and as such is able to compute R and K functions without relying on explicit control dependences. The main improvement of this algorithm over [228] is that it also speculates instructions up the dominance tree through *predicate promotion*¹, except for stores and PDIs. This work further proposes a pre-optimization pass to hoist or sink common sub-expressions before predication and speculation.
- Leupers [192] The technique focuses on if-conversion of nested if-then-else statements on architectures with full conditional execution support. A dynamic programming technique appropriately selects either a conditional jump or a conditional instruction based implementation scheme for each if-then-else statement, and the objective is the reduction of worst-case execution time (WCET)^{*}.

A few contributions to if-conversion did use the SSA form but only internally:

- **Jacome et al.** [154] Proposition of the Static Single Assignment Predicated Switching (SSA-PS)^{*} transformation. It assumes a clustered VLIW architecture fitted with predicated move instructions that operate inside clusters (internal moves) or between clusters (external moves). The first idea of the SSA-PS transformation is to realize the conditional assignments corresponding to ϕ -functions via predicated switching operations, in particular predicated move operations. The second idea is that the predicated external moves leverage the penalties associated with inter-cluster data transfers. The SSA-PS transformation predicates non-move operations and is apparently restricted to innermost if-then-else statements.
- **Chuang et al.** [77] A predicated execution support aimed at removing non-kill register writes from the micro-architecture. They propose select instructions

¹ The predicate used to guard an operation is promoted to a weaker condition

18.2 Code generation phases and the SSA form

called *phi-ops*, predicated memory accesses, unconditional PDIs, and orp instructions for or-ing multiple predicates. The RK algorithm is simplified for the case of single-entry single-exit regions, and adapted to the proposed architectural support. The other contribution is the generation of phi-ops, whose insertion points are computed like the SSA form placement of the ϕ -functions. The ϕ -functions source operands are replaced by *phi-lists*, where each operand is associated with the predicate of its source basic block. The phi-lists are processed by topological order of the predicates to generate the phi-ops.

18.2.2 If-conversion under SSA form

The ability to perform if-conversion on the SSA form of a program representation requires the handling of operations that do not kill the target operand because of predicated or conditional execution:

- **Stoutchinin & Ferrière [284]** Introduction of ψ -functions in order to represent fully predicated code under the SSA form, which is then called the ψ -SSA form. The ψ -functions arguments are paired with predicates and are ordered in dominance order in the ψ -function argument list, a correctness condition re-discovered by Chuang et al. [77] for their phi-ops. The ψ -SSA form is presented in Chapter 15.
- **Stoutchinin & Gao [285]** Proposition of an if-conversion technique based on the predication of Fang [118] and the replacement of ϕ -functions by ψ -functions. They prove the conversion is correct provided the SSA form is conventional. The technique is implemented in Open64 for the IA-64 architecture.
- **Bruel** [57] The technique targets VLIW architectures with select and dismissible load instructions. The proposed framework reduces acyclic control-flow constructs from innermost to outermost, and the monitoring of the if-conversion benefits provides the stopping criterion. The core technique control speculates operations, reduces height of predicate computations, and performs tail duplication. It can also generate ψ -functions instead of select operations. A generalization of this framework, which also accepts ψ -SSA form as input, is described in Chapter 20.
- **Ferrière** [105] Extension of the ψ -SSA form algorithms of [284] to architectures with partial predicated execution support, by formulating simple correctness conditions for the predicate promotion of operations that do not have side-effects. This work also details how to transform the ψ -SSA form to conventional ψ -SSA form by generating cmov operations. A self-contained explanation of these techniques appears in Chapter 15.

Thanks to these contributions, virtually all if-conversion techniques formulated without the SSA form can be adapted to the ψ -SSA form, with the added

phi-ops single-entry-single-exit region phi-lists 18 SSA Form and Code Generation — (B. Dupont de Dinechin)

hyper-block|mainidx instruction scheduling, prepass

benefit that already predicated code may be part of the input. In practice, these contributions follow the generic steps of if-conversion proposed by Fang [118]:

- if-conversion region selection;
- code hoisting and sinking of common sub-expressions;
- · assignment of predicates to the basic blocks;
- insertion of operations to compute the basic block predicates;
- predication or speculation of operations;
- and conditional branch removal.

The result of an if-converted region is a hyper-block, that is, a sequence of basic blocks with predicated or conditional operations, where control may only enter from the top, but may exit from one or more locations [202].

Although if-conversion based on the ψ -SSA form appears effective for the different classes of architectural support, the downstream phases of the code generator require some adaptations of the plain SSA form algorithms to handle the ψ -functions. The largest impact of handling ψ -function is apparent in the ψ -SSA form destruction [105], whose original description [284] was incomplete.

In order to avoid such complexities, a code generator may adopt a simpler solution than the ψ -functions to represent the non-kill effects of conditional operations on target operands. The key observation is that under the SSA form, a CMOV operation is equivalent to a select operation with a *same resource* naming constraint between one source and the target operand. Unlike other predicated or conditional instructions, a select instruction kills its target register. Generalizing this observation provides a simple way to handle predicated or conditional operations in plain SSA form:

- For each target operand of the predicated or conditional instruction, add a corresponding source operand in the instruction signature.
- For each added source operand, add a same resource naming constraint with the corresponding target operand.

This simple transformation enables the SSA form analyses and optimizations to remain oblivious to predicated or conditional execution. The drawback of this solution is that non-kill definitions of a given variable (before SSA variable renaming) remain in dominance order across program transformations, as opposed to ψ -SSA where predicate value analysis may enable this order to be relaxed.

18.2.3 Pre-pass instruction scheduling

Further down the code generator, the last major phase before register allocation is prepass instruction scheduling. Innermost loops with a single basic block, superblock or hyper-block body are candidates for software pipelining techniques such as modulo scheduling [250]. For innermost loops that are not software pipelined, and for other program regions, acyclic instruction scheduling techniques apply:

basic block scheduling [136]; super-block scheduling [151]; hyper-block scheduling [202]; tree region scheduling [145]; or trace scheduling [196].

By definition, prepass instruction scheduling operates before register allocation. At this stage, instruction operands are mostly virtual registers, except for instructions with ISA or ABI constraints that bind them to specific architectural registers. Moreover, preparation to prepass instruction scheduling includes virtual register renaming, also known as register web construction, in order to reduce the number of anti dependences and output dependences in the instruction scheduling problem. Other reasons why it seems there is little to gain from scheduling instructions on a SSA form of the program representation include:

- Except in case of trace scheduling, the classic scheduling regions are singleentry and do not have control-flow merge. So there are no ϕ -functions in case of acyclic scheduling, and only ϕ -functions in the loop header in case of software pipelining. Keeping those ϕ -functions in the scheduling problem has no direct benefits while adding significant complexity to the computation of loop-carried dependences on virtual registers.
- Instruction scheduling must account for all the instruction issue slots required to execute a code region. If the only ordering constraints between instructions, besides control dependences and memory dependences, are limited to true data dependences on operands, code motion will create interferences that must later be resolved by inserting copy operations in the scheduled code region. (Except for interferences created by the overlapping of live ranges that results from modulo scheduling, as these are resolved by modulo renaming [181].) To prevent such code motion, scheduling instructions with SSA variables as operands must be constrained by adding extra dependences to the scheduling problem.
- Some machine instructions have partial effects on special resources such as the status register. Representing special resources as SSA variables even though they are accessed at the bit-field level requires coarsening the instruction effects to the whole resource, as discussed in Section 18.1.4. Moreover, def-use ordering implied by SSA form is not adapted to resources composed of sticky bits, whose definitions can be reordered with regards to the next use. Scheduling OR-type predicate define operations [265] raises the same issues. An instruction scheduler is also expected to precisely track accesses to unrelated or partially overlapping bit-fields in a status register.
- Aggressive instruction scheduling relaxes some flow data dependences that are normally implied by def-use ordering. A first example is *move renaming* [322], the dynamic switching of the definition of a source operand defined by a copy operation when the consumer operations ends up being scheduled at the same cycle or earlier. Another example is *inductive relaxation* [100], where the dependence between additive induction variables and their use as base in base+offset addressing modes is relaxed to the extent permitted by the induction step and the range of the offset.

263

virtual registers|seepseudo registers web CFG merge To summarize, trying to keep the SSA form inside the prepass instruction scheduling appears more complex than operating on the program representation with classic compiler temporary variables. This representation is obtained after SSA form destruction and aggressive coalescing. If required by the register allocation, the SSA form should be re-constructed.

18.3 SSA form destruction algorithms

The destruction of the SSA form in a code generator is required before the prepass instruction scheduling and software pipelining, as discussed earlier, and also before non-SSA register allocation. A weaker form of SSA destruction is the conversion of transformed SSA form to conventional SSA form, which is required by classic SSA form optimizations such as SSA-PRE [172] and SSA form register allocators [231]. For all such cases, the main objective is to ensure that the operand naming constraints are satisfied.

The contributions to SSA form destruction techniques can be characterized as an evolution towards correctness, the ability to manage operand naming constraints, and the reduction of algorithmic time and memory requirements:

- **Cytron et al. [94]** First technique for *translating out of SSA*, by 'naive replacement preceded by dead code elimination and followed by coloring'. They replace each ϕ -function $B_0: a_0 = \phi(B_1: a_1, \dots, B_n: a_n)$ by *n* copies $a_0 = a_i$, one per basic block B_i , before applying Chaitin-style coalescing.
- **Briggs et al.** [54] The correctness issues of Cytron et al. [94] out of (transformed) SSA form translation are identified and illustrated by the *lost-copy problem* and the *swap problem*. These problems appear in relation with the critical edges, and when the parallel assignment semantics of a sequence of ϕ -functions at the start of a basic block has is not accounted for [41]. Two SSA form destruction algorithms are proposed, depending on the presence of critical edges in the control-flow graph. However the need for parallel copy operations to represent code after ϕ -function removal is not recognized.
- **Sreedhar et al.** [277] This work is based on the definition of ϕ -congruence classes as the sets of SSA variables that are transitively connected by a ϕ -function. When none of the ϕ -congruence classes have members that interfere, the SSA form is called *conventional* and its destruction is trivial: replace all the SSA variables of a ϕ -congruence class by a temporary variable, and remove the ϕ -functions. In general, the SSA form is *transformed* after program optimizations, that is, some ϕ -congruence classes contain interferences. In Method I, the SSA form is made conventional by inserting copy operations that target the arguments of each ϕ -function in its predecessor basic blocks, *and also* by inserting copy operations that source the target of each ϕ -function in its basic block. The latter is the key for not depending on critical edge splitting [41]. The code is then improved by running a new SSA variable coalescer that

18.3 SSA form destruction algorithms

grows the ϕ -congruence classes with copy-related variables, while keeping the SSA form conventional. In Method II and Method III, the ϕ -congruence classes are initialized as singletons, then merged while processing the ϕ -functions in some order. In Method II, two variables of the current ϕ -function that interfere directly or through their ϕ -congruence classes are isolated by inserting copy operations for both. This ensures that the ϕ -congruence class which is grown from the classes of the variables related by the current ϕ -function is interference-free. In Method III, if possible only one copy operation is inserted to remove the interference, and more involved choices about which variables to isolate from the ϕ -function congruence class are resolved by a maximum independent set heuristic. Both methods are correct except for a detail about the live-out sets to consider when testing for interferences [41].

- **Leung & George [190]** This work is the first to address the problem of satisfying the *same resource* and the *dedicated register* operand naming constraints of the SSA form on machine code. They identify that Chaitin-style coalescing after SSA form destruction is not sufficient, and that adapting the SSA optimizations to enforce operand naming constraints is not practical. They operate in three steps: collect the renaming constraints; mark the renaming conflicts; and reconstruct code, which adapts the SSA destruction of Briggs et al. [54]. This work is also the first to make explicit use of parallel copy operations. A few correctness issues were later identified and corrected by Rastello et al. [249].
- **Budimlić et al. [58]** Contribution of a lightweight SSA form destruction motivated by JIT compilation. It uses the (strict) SSA form property of dominance of variable definitions over uses to avoid the maintenance of an explicit interference graph. Unlike previous approaches to SSA form destruction that coalesce increasingly larger sets of non-interfering ϕ -related (and copy-related) variables, they first construct SSA-webs with early pruning of obviously interfering variables, then de-coalesce the SSA webs into non-interfering classes. They propose the *dominance forest* explicit data-structure to speed-up these interference tests. This SSA form destruction technique does not handle the operand naming constraints, and also requires critical edge splitting.
- **Rastello et al.** [249] The problem of satisfying the *same resource* and *dedicated register* operand naming constraints of the SSA form on machine code is revisited, motivated by erroneous code produced by the technique of Leung & George [190]. Inspired by work of Sreedhar et al. [277], they include the ϕ -related variables as candidates in the coalescing that optimizes the operand naming constraints. This work avoids the patent of Sreedhar et al. (US patent 6182284).
- **Boissinot et al.** [41] Formulation of a generic approach to SSA form destruction that is proved correct, handles operand naming constraints, and can be optimized for speed. (See Chapter 21 for details of this generic approach.) The foundation of this approach is to transform the program to conventional SSA form by isolating the ϕ -functions like in Method I of Sreedhar et al. [277]. However, the copy operations inserted are parallel, so a parallel copy sequentialization algorithm is provided. The task of improving the conventional SSA

form is then seen as a classic aggressive variable coalescing problem, but thanks to the SSA form the interference relation between SSA variables is made precise and frugal to compute. Interference is obtained by combining the intersection of SSA live ranges, and the equality of values which is easily tracked under the SSA form across copy operations. Moreover, the use of the dominance forest data-structure of Budimlić et al. [58] to speed-up interference tests between congruence classes is obviated by a linear traversal of these classes in pre-order of the dominance tree. Finally, the same resource operand constraints are managed by pre-coalescing, and the dedicated register operand constraints are represented by pre-coloring the congruence classes. Congruence classes with a different pre-coloring always interfere.

code selection pattern matching data-flow tree, DFT grammar symbol, non-terminal symbol, terminal

CHAPTER 19

Instruction Code Selection	D. Ebner
	A. Krall
	B. Scholz

Instruction code selection^{*} is a transformation step in a compiler that translates a machine-independent intermediate code representation into a low-level intermediate representation or to machine code for a specific target architecture. Instead of hand-crafting an instruction selector for each target architecture, generator tools have been designed and implemented that generate the instruction code selector based on a specification of the machine description of the target. This approach is used in large compiler infrastructures such as GCC or LLVM that target a range of architectures. A possible scenario of a code generator in a compiler is depicted in Figure 19.1. The Intermediate Representation (IR) of an input program is passed on to an optional lowering phase that breaks down instructions and performs other machine dependent transformations. Thereafter, the instruction selection performs the mapping to machine code or lowered IR based on the machine description of the target architecture.

One of the widely used techniques in code generation is tree pattern matching. The unit of translation for tree pattern matching is expressed as a tree structure that is called a data-flow tree (DFT). The basic idea is to describe the target instruction set using an *ambiguous* cost-annotated graph grammar. The instruction code selector seeks for a cost-minimal *cover* of the DFT. Each of the selected rules have an associated semantic action that is used to emit the corresponding machine instructions, either by constructing a new intermediate representation or by rewriting the DFT bottom-up.

An example of a DFT along with a set of rules representing valid ARM instructions is shown in Figure 19.2. Each rule consists of non-terminals (shown in lower-case), and terminal symbols (shown in upper-case). Non-terminals are used to chain individual rules together. Non-terminal s denotes a distinguished start symbol for the root node of the DFT. Terminal symbols match the corre-







Fig. 19.1 Scenario: An instruction code selector translates a compiler's IR to a low-level machinedependent representation.



TODO: number the rules from 1 to 11

Fig. 19.2 Example of a data-flow tree and a rule fragment with associated costs.

sponding labels of nodes in the data-flow trees. The terminals of the grammar are VAR, CST, SHL, ADD, and LD. Rules that translate from one non-terminal to another are called *chain rules*, e.g., reg \leftarrow imm that translates an immediate value to a register. Note that there are multiple possibilities to obtain a cover of the data-flow tree for the example shown in Figure 19.2. Each rule has associated costs. The cost of a tree cover is the sum of the costs of the selected rules. For example, the DFT could be covered by rules R_3 , R_4 , and R_{10} which would give a total cost for the cover of one cost unit. Alternatively, the DFT could be covered by rule R_2 , R_3 , R_5 , R_7 , and R_8 which yields four cost units for the cover for issuing four assembly instructions. A dynamic programming algorithm selects a cost optimal cover for the DFT.

19 Instruction Code Selection - (D. Ebner, A. Krall, B. Scholz)

Tree pattern matching on a DFT is limited to the scope of tree structures. To overcome this limitation, we can extend the scope of the matching algorithm to the computational flow of a whole procedure. The use of the SSA form as an intermediate representation improves the code generation by making defuse relationships explicit. Hence, SSA exposes the data flow of a translation unit and utilizes the code generation process. Instead of using a textual SSA representations, we employ a graph representation of SSA called the *SSA graph*¹ that is an extension of DFTs and represents the data flow for scalar variables of a procedure in SSA form. SSA graphs are a suitable representation for code generation: First, SSA graphs capture acyclic and cyclic information flow beyond basic block boundaries. Second, SSA graphs often arise naturally in modern compilers as the intermediate code representation usually already is in SSA form. Third, output or anti-dependencies in SSA graph do not exist.

As even acyclic SSA graphs are in the general case not restricted to a tree, no dynamic programming approach can be employed for instruction code selection. To get a handle on instruction code selection for SSA graphs, we will discuss in the following an approach based on a reduction to a quadratic mathematical programming problem (PBQP). Consider the code fragment of a dot-product routine and the corresponding SSA graph shown in Figure 19.3. The code implements a simple vector dot-product using fixed-point arithmetic. Nodes in the SSA graph represent a single operation while edges describe the flow of data that is produced at the source node and consumed at the target node. Incoming edges have an order which reflects the argument order of the operations belong to.

The example in Figure 19.3 has fixed-point computations that need to be modeled in the grammar. For fixed-point values most arithmetic and bit-wise operations are identical to their integer equivalents. However, some operations have different semantics, *e.g.*,multiplying two fixed-point values in format *m.i* results in a value with 2*i* fractional digits. The result of the multiplication has to be adjusted by a shift operation to the right (LSR). To accommodate for fixed-point values, we add the following rules to the grammar introduced in Figure 19.2:

rule	cost	instruction
$reg \leftarrow VAR$	is_fixed_point ? ∞ otherwise 0	
$fp \leftarrow VAR$	is_fixed_point ? 0 otherwise ∞	
$fp2 \leftarrow MUL(fp, fp)$	1	MUL Rd, Rm, Rs
fp ← fp2	1	LSR Rd, Rm, i
$fp \leftarrow ADD(fp, fp)$	1	ADD Rd, Rm, Rs
$fp2 \leftarrow ADD(fp2, fp2)$	1	ADD Rd, Rm, Rs
$fp \leftarrow PHI(fp, \ldots)$	0	
$fp2 \leftarrow PHI(fp2, \ldots)$	0	

In the example the accumulation for double-precision fixed point values (fp2) can be performed at the same cost as for the single-precision format (fp).

269

def-use chains fixed-point arithmetic

¹ We consider its data-based representation here.*See Chapter 14

Thus, it would be beneficial to move the necessary shift from the inner loop to the return block, performing the intermediate calculations in the extended format. However, as a tree-pattern matcher generates code at statement-level, the information of having values as double-precision cannot be hoisted across basic block boundaries. An instruction code selector that is operating on the SSA graph, is able to propagate non-terminal fp2 across the ϕ node prior to the return and emits the code for the shift to the right in the return block.

In the following, we will explain how to perform instruction code selection on SSA graphs with the means of a specialized quadratic assignment problem (PBQP). First, we discuss the instruction code selection problem by employing a discrete optimization problem called partitioned boolean quadratic problem. An extension of *patterns* to arbitrary acyclic graph structures, which we refer to as DAG grammars, is discussed in Sub-Section 19.2.1.




Fig. 19.3 Instruction code selection SSA Graph for a vector dot-product in fixed-point arithmetic. fp_ stands for unsigned short fixed point type.

19.1 Instruction code selection for tree patterns on SSA-graphs

271

.

19.1 Instruction code selection for tree patterns on SSAgraphs

The matching problem for SSA graphs reduces to a discrete optimization problem called Partitioned Boolean Quadratic Problem (PBQP). First, we will introduce the PBQP problem and then we will describe the mapping of the instruction code selection problem to PBQP.

19.1.1 Partitioned boolean quadratic problem

Partitioned Boolean Quadratic Programming (PBQP) is a generalized quadratic assignment problem that has proven to be effective for a wide range of applications in embedded code generation, *e.g.*, register assignment, address mode selection, or bank selection for architectures with partitioned memory. Instead of problem-specific algorithms, these problems can be modeled in terms of generic PBQPs that are solved using a common solver library. PBQP is flexible enough to model irregularities of embedded architectures that are hard to cope with using traditional heuristic approaches.

Consider a set of discrete variables $X = \{x_1, ..., x_n\}$ and their finite domains $\{\mathbb{D}_1, ..., \mathbb{D}_n\}$. A solution of PBQP is a mapping *h* of each variable to an element in its domain, i.e., an element of \mathbb{D}_i needs to be chosen for variable x_i . The chosen element imposes *local costs* and *related costs* with neighboring variables. Hence, the quality of a solution is based on the contribution of two sets of terms.

- 1. For assigning variable x_i to the element d_i in \mathbb{D}_i . The quality of the assignment is measured by a *local cost function* $c(x_i, d_i)$.
- 2. For assigning two related variables x_i and x_j to the elements $d_i \in \mathbb{D}_i$ and $d_j \in \mathbb{D}_j$. We measure the quality of the assignment with a *related cost function* $C(x_i, x_j, d_i, d_j)$.

The total cost of a solution h is given as,

$$f = \sum_{1 \le i \le n} c(x_i, h(x_i)) + \sum_{1 \le i < j \le n} C(x_i, x_j, h(x_i), h(x_j)).$$
(19.1)

The PBQP problem seeks for an assignment of variables x_i with minimum total costs.

In the following we represent both the local cost function and the related cost function in matrix form, i.e., the related cost function $C(x_i, x_j, d_i, d_j)$ is decomposed for each pair (x_i, x_j) . The costs for the pair are represented as $|\mathbb{D}_i|$ -by- $|\mathbb{D}_j|$ matrix/table \mathcal{C}_{ij} . A matrix element corresponds to an assignment (d_i, d_j) . Similarly, the local cost function $c(x_i, d_i)$ is represented by a cost vector $\overrightarrow{c_i}$ enumerat-

Partitioned Boolean Quadratic Programming, PBQP rule, base rule, production

ing the costs of the elements. A PBQP problem has an underlying graph structure graph G = (V, E, C, c), which we refer to as a PBQP graph. For each decision variable x_i we have a corresponding node $v_i \in V$ in the graph, and for each cost matrix $\mathscr{C}_{i,j}$ that is not the zero matrix, we introduce an edge $e = (v_i, v_j)$. The cost functions c and C map nodes and edges to the original cost vectors and matrices respectively. We will present an example later in this chapter in the context of instruction code selection.

In general, finding a solution to this minimization problem is NP hard. However, for many practical cases, the PBQP instances are sparse, *i.e.*,many of the cost matrices $\mathcal{C}_{i,j}$ are zero matrices and do not contribute to the overall solution. Thus, optimal or near-optimal solutions can often be found within reasonable time limits. Currently, there are two algorithmic approaches for PBQP that have been proven to be efficient in practice for instruction code selection problems, *i.e.*,a polynomial-time heuristic algorithm and a branch-&-bound based algorithm with exponential worst case complexity. For a certain subclass of PBQP, the algorithm produces provably optimal solutions in time $\mathcal{O}(nm^3)$, where *n* is the number of discrete variables and *m* is the maximal number of elements in their domains, *i.e.*, $m = \max(|\mathbb{D}_1|, \ldots, |\mathbb{D}_n|)$. For general PBQPs, however, the solution may not be optimal. To obtain still an optimal solution outside the subclass, branch-&-bound techniques can be applied.

19.1.2 Instruction code selection with PBQP

In the following, we describe the modeling of instruction code selection for SSA graphs as a PBQP problem. In the basic modeling, SSA and PBQP graphs coincide. The variables x_i of the PBQP are decision variables reflecting the choices of applicable rules (represented by \mathbb{D}_i) for the corresponding node of x_i . The local costs reflect the costs of the rules and the related costs reflect the costs of chain rules making rules compatible with each other. This means that the number of decision vectors and the number of cost matrices in the PBQP are determined by the number of nodes and edges in the SSA graph respectively. The sizes of \mathbb{D}_i depend on the number of rules in the grammar. A solution for the PBQP instance induces a complete cost minimal cover of the SSA graph.

As in traditional tree pattern matching, an ambiguous graph grammar consisting of tree patterns with associated costs and semantic actions is used. Input grammars have to be *normalized*. This means that each rule is either a so-called *base rule* or a *chain rule*. A base rule^{*} is a production of the form $nt_0 \leftarrow OP(nt_1,...,nt_{k_p})$ where nt_i are non-terminals and OP is a terminal symbol, *i.e.*, an operation represented by a node in the SSA graph. A chain-rule is a production of the form $nt_0 \leftarrow nt_1$, where nt_0 and nt_1 are non-terminals. A production rule^{*} $nt \leftarrow OP_1(\alpha, OP_2(\beta), \gamma)$ can be normalized by rewriting the rule into two production rules $nt \leftarrow OP_1(\alpha, nt', \gamma)$ and $nt' \leftarrow OP_2(\beta)$ where nt' is a new non-terminal symbol and α, β and γ denote arbitrary pattern fragments.

This transformation can be iteratively applied until all production rules are either chain rules or base rules. To illustrate this transformation, consider the grammar in Figure 19.4, which is a normalized version of the tree grammar introduced in Figure 19.2. Temporary non-terminal symbols t1, t2, and t3 are used to decompose larger tree patterns into simple base rules. Each base rule spans across a single node in the SSA graph.




Fig. 19.4 PBQP instance derived from the example shown in Figure 19.2. The grammar has been normalized by introducing additional non-terminals.

The instruction code selection problem for SSA graphs is modeled in PBQP as follows. For each node u in the SSA graph, a PBQP variable x_u is introduced. The domain of variable x_u is determined by the subset of base rules whose terminal symbol matches the operation of the SSA node, *e.g.*, there are three rules (R_4 , R_5 , R_6) that can be used to cover the shift operation SHL in our example. The last rule is the result of automatic normalization of a more complex tree pattern. The cost vector $\overrightarrow{c_u} = w_u \cdot \langle c(R_1), \dots, c(R_{k_u}) \rangle$ of variable x_u encodes the local costs for a particular assignment where $c(R_i)$ denotes the associated cost of base rule R_i . Weight w_u is used as a parameter to optimize for various objectives including speed (e.g., w_u is the expected execution frequency of the operation at node u) and space (e.g., the w_u is set to one). In our example, both R_4 and R_5 have associated costs of one. Rule R_6 contributes no local costs as we account for the full costs of a complex tree pattern at the root node. All nodes have the same weight of one, thus the cost vector for the SHL node is $\langle 1, 1, 0 \rangle$.

An edge in the SSA graph represents data transfer between the result of an operation u, which is the source of the edge, and the operand v which is the tail of the edge. To ensure consistency among base rules and to account for the costs of chain rules, we impose costs dependent on the selection of variable x_u and variable x_v in the form of a cost matrix \mathscr{C}_{uv} . An element in the matrix corresponds to the costs of selecting a specific base rule $r_u \in R_u$ of the result and a specific base rule $r_v \in R_v$ of the operand node. Assume that r_u is $nt \leftarrow OP(\ldots)$ and r_v is $\cdots \leftarrow OP(\alpha, nt', \beta)$ where nt' is the non-terminal of operand v whose value is obtained from the result of node u. There are three possible cases:

- 1. If the non-terminal nt and nt' are identical, the corresponding element in matrix \mathscr{C}_{uv} is zero, since the result of u is compatible with the operand of node v.
- 2. If the non-terminals nt and nt' differ and there exists a rule $r: nt' \leftarrow nt$ in the transitive closure of all chain rules, the corresponding element in \mathscr{C}_{uv} has the costs of the chain rule, *i.e.*, $w_v \cdot c(r)$.
- 3. Otherwise, the corresponding element in \mathscr{C}_{uv} has infinite costs prohibiting the selection of incompatible base rules.

As an example, consider the edge from CST: 2 to node SHL in Figure 19.4. There is a single base rule R_1 with local costs 0 and result non-terminal imm for the constant. Base rules R_4 , R_5 , and R_6 are applicable for the shift, of which the first one expects non-terminal reg as its second argument, rules R_5 and R_6 both expect imm. Consequently, the corresponding cost matrix accounts for the costs of converting from reg to imm at index (1, 1) and is zero otherwise.

Highlighted elements in Figure 19.4 show a cost-minimal solution of the PBQP with costs one. A solution of the PBQP directly induces a selection of base and chain rules for the SSA graph. The execution of the semantic action rules inside a basic block follow the order of basic blocks. Special care is necessary for chain rules that link data flow across basic blocks. Such chain rules may be placed inefficiently and a placement algorithm is required for some grammars.




Fig. 19.5 DAG patterns may introduce cyclic data dependencies.

19.2 Extensions and generalizations

19.2.1 Instruction code selection for DAG patterns

In the previous section we have introduced an approach based on code patterns that resemble simple tree fragments. This restriction often complicates code generators for modern CPUs with specialized instructions and SIMD extensions, *e.g.*, there is no support for machine instructions with multiple results.

Consider the introductory example shown in Figure 19.3. Many architectures have some form of auto-increment addressing modes. On such a machine, the load and the increment of both p and q can be done in a single instruction benefiting both code size and performance. However, post-increment loads cannot be modeled using a single tree-shaped pattern. Instead, it produces multiple results and spans across two non-adjacent nodes in the SSA graph, with the only restriction that their arguments have to be the same.

Similar examples can be found in most architectures, *e.g.*, the DIVU instruction in the Motorola 68K architecture performs the division and the modulo operation for the same pair of inputs. Other examples are the RMS (read-modify-store) instructions on the IA32/AMD64 architecture, autoincrement- and decrement addressing modes of several embedded systems architectures, the IRC instruction of the HPPA architecture, or fsincos instructions of various math libraries. Compiler writers are forced to pre- or post-process these patterns heuristically often missing much of the optimization potential. These architecture-specific tweaks also complicate re-targeting, especially in situations where patterns are automatically derived from generic architecture descriptions. We will now outline, through the example in Figure 19.5, a possible problem formulation for these generalized patterns in the PBQP framework discussed so far. The code fragment contains three feasible instances of a post-increment store pattern. Assuming that p, q, and r point to mutually distinct memory locations, there are no further dependencies apart from the edges shown in the SSA graph. If we select *all* three instances of the post-increment store pattern concurrently, the graph induced by SSA edges becomes acyclic, and the code cannot be emitted. To overcome this difficulty, the idea is to express in the modeling of the problem, a numbering of chosen nodes, that reflects the existence of a topological order.

Modeling

The first step is to explicitly enumerates *instances* of complex patterns, *i.e.*, concrete tuples of nodes that match the terminal symbols specified in a particular production. There are three instances of the post-increment store pattern (surrounded by boxes) in the example shown in Figure 19.5. As for tree patterns, DAG patterns are decomposed into simple base rules for the purpose of modeling, *e.g.*, the post-increment store pattern

 P_1 : tmt \leftarrow ST(x:reg, reg), reg \leftarrow INC(x) : 3

is decomposed into the individual pattern fragments

 $P_{1,1}$: stmt \leftarrow ST(reg, reg) $P_{1,2}$: reg \leftarrow INC(reg)

For our modeling, new variables are created for each enumerated instance of a complex production. They encode whether a particular instance is chosen or not, *i.e.*,the domain basically consists of the elements on and off. The local costs are set to the combined costs for the particular pattern for the on state and to 0 for the off state. Furthermore, the domain of existing nodes is augmented with the base rule fragments obtained from the decomposition of complex patterns. We can safely squash all identical base rules obtained from this process into a single state. Thus, each of these new states can be seen as a proxy for the whole set of instances of (possibly different) complex productions including the node. The local costs for these proxy states are set to 0.

Continuing our example, the PBQP for the SSA graph introduced in Figure 19.5 is shown in Figure 19.6. In addition to the post-increment store pattern with costs three, we assume regular tree patterns for the store and the increment nodes with costs two denoted by P_2 and P_3 respectively. Rules for the VAR nodes are omitted for simplicity.

Nodes 1 to 6 correspond to the nodes in the SSA graph. Their domain is defined by the simple base rule with costs two and the proxy state obtained from the decomposition of the post-increment store pattern. Nodes 7, 8, and 9 correspond to the three instances identified for the post-increment store pattern. As noted before, we have to guarantee the existence of a topological order among the




Fig. 19.6 PBQP Graph for the Example shown in Figure 19.5. *M* is a large integer value. We use *k* as a shorthand for the term 3-2M.

chosen nodes. To this end, we refine the state on such that it reflects a particular index in a concrete topological order. Matrices among these nodes account for data dependencies, *e.g.*, consider the matrix established among nodes 7 and 8. Assuming instance 7 is on at index 2 (i.e., mapped to on_2), the only remaining choices for instance 8 are not to use the pattern (i.e., mapped to off) or to enable it at index 3 (i.e., mapped to on_3), as node 7 has to precede node 8.

Additional cost matrices are required to ensure that the corresponding proxy state is selected on all the variables forming a particular pattern instance (which can be modeled with combined costs of 0 or ∞ respectively). However, this formulation allows for the trivial solution where all of the related variables encoding the selection of a complex pattern are set to off (accounting for 0 costs) even though the artificial proxy state has been selected. We can overcome this problem by adding a large integer value M to the costs for all proxy states. In exchange, we subtract these costs from the cost vector of instances. Thus, the penalties for the proxy states are effectively eliminated unless an invalid solution is selected.

Cost matrices among nodes 1 to 6 do not differ from the basic approach discussed before and reflect the costs of converting the non-terminal symbols involved. It should be noted that for general grammars and irreducible graphs, that the heuristic solver of PBQP cannot guarantee to deliver a solution that satisfies all constraints modeled in terms of ∞ costs. This would be a NP-complete problem. One way to work around this limitation is to include a small set of rules that cover each node individually and that can be used as a fallback rule in situations where no feasible solution has been obtained, which is similar to macro substitution techniques and ensures a correct but possibly non-optimal matching. These limitations do not apply to exact PBQP solvers such as the branch-&-bound algorithm. It is also straight-forward to extend the heuristic algorithm with a backtracking scheme on RN reductions, which would of course also be exponential in the worst case.

19.3 Concluding remarks and further reading

Aggressive optimizations for the instruction code selection problem are enabled by the use of SSA graph. The whole flow of a function is taken into account rather a local scope. The move from basic tree-pattern matching [1] to SSA-based DAG matching is a relative small step as long as a PBQP library and some basic infrastructure (graph grammar translator, etc.) is provided. The complexity of the approach is hidden in the discrete optimization problem called PBQP. Free PBQP libraries are available from the web-pages of the authors and a library is implemented as part of the LLVM [198] framework. Many aspects of the PBQP formulation presented in this chapter could not be covered in detail. The interested reader is referred to the relevant literature [114, 112] for an in-depth discussion.

As we move from acyclic linear code regions to whole-functions, it becomes less clear in which basic block, the selected machine instructions should be emitted. For chain rules, the obvious choices are often non-optimal. In [264], a polynomial-time algorithm based on generic network flows is introduced that allows a more efficient placement of chain rules across basic block boundaries. This technique is orthogonal to the generalization to complex patterns.

CHAPTER 20

Very Long Instruction Word, VLIW Instruction Level Parallelism, ILP scheduling if-conversion predicated execution speculative execution dependence, controldependence, dataparallelism scheduling select, instruction

If-Conversion

C. Bruel

Very Large Instruction Word (VLIW) or Explicitly Parallel Instruction Computing (EPIC) architectures make Instruction Level Parallelism (ILP) visible within the Instruction Set Architecture (ISA), relying on static schedulers to organize the compiler output such that multiple instructions can be issued in each cycle.

If-conversion is the process of transforming a control-flow region with conditional branches, into an equivalent predicated or speculated sequence of instructions (into a region of Basic Blocks (possible single) referred to as an Hyperblock. If-converted code replaces control dependencies by data dependencies, and thus exposes Instruction Level Parallelism very naturally within the new region at the software level.

Removing control hazards improves performance in several ways: By removing the misprediction penalty, the instruction fetch throughput is increased and the instruction cache locality improved. Enlarging the size of basic blocks allows earlier execution of long latency operations and the merging of multiple control-flow paths into a single flow of execution, that can later be exploited by scheduling frameworks such as VLIW scheduling, hyperblock scheduling or modulo scheduling.^{*}

Consider the simple example given in Figure 20.1, that represents the execution of an if-then-else-end statement on a 4-issue processor with non-biased branches. In this figure, r = q? $r_1 : r_2$ stands for a select instruction where r is assigned r_1 if q is true, and r_2 otherwise. With standard basic block ordering, assuming that all instructions have a one cycle latency, the schedule height goes from five cycles in the most optimistic case, to six cycles. After if-conversion the execution path is reduced to four cycles with no branches, regardless of the test outcome, and assuming a very optimistic one cycle branch penalty. But the main benefit here is that it can be executed without branch disruption.

From this introductory example, we can observe that:

 the two possible execution paths have been merged into a single execution path, implying a better exploitation of the available resources;




Fig. 20.1 Static schedule of a simple region on a 4-issue processor.

- the schedule height has been reduced, because instructions can be control speculated before the branch;^{*}
- the variables have been renamed, and a *merge* pseudo-instruction has been introduced.

Thanks to SSA, the merging point is already materialized in the original control flow as a ϕ pseudo-instruction, and register renaming was performed by SSA construction. Given this, the transformation to generate if-converted code seems natural locally. Still exploiting those properties on larger scale control-flow regions requires a framework that we will develop further.

20.0.1 Architectural requirements

The *merge* pseudo operations need to be mapped to a conditional form of execution in the target's architecture. As illustrated by Figure 20.2 we differentiate the three following models of conditional execution:

• *Fully predicated execution*: Any instruction can be executed conditionally on the value of a predicate operand.^{*}

282

speculation predication, full

- (Control) speculative execution: The instruction is executed unconditionally, and then committed using conditional moves (cmov or select) instructions.*
- *Partially predicated execution*: Only a subset of the ISA is predicated, usually memory operations that are not easily speculated; other instructions are speculated.

speculation predication, partial select, instruction gated instruction ϕ_{ij} -function dismissible model gated instruction conditional move

In this figure, we use the notation r = c? $r_1 : r_2$, to represent a select like operation. Its semantic is identical to the gated ϕ_{ij} -function presented in Chapter 14: r takes the value of r_1 if c is true, r_2 otherwise. Similarly, we also use the notation c? r = op to represent the predicated execution of op if the predicate c is true; \overline{c} ? r = op if the predicate c is false.

$\frac{p}{p}? x = a + b$ $\frac{p}{p}? x = a * b$	$t_1 = a + b$ $t_2 = a * b$	x = a + b t = a * b
	$\overline{x} = p ? t_1 : t_2$	$x = \operatorname{cmov} p, t$
(a) fully predicated	(b) speculative using <i>select</i>	(c) speculative using <i>cmov</i>

Fig. 20.2 Conditional execution using different models

To be speculated, an instruction must not have any side effects, or hazards. For instance, a memory load must not trap because of an invalid address. Memory operations are a major impediment to if-conversion. This is regrettable, because as any other long latency instructions, speculative loads can be very effective to fetching data earlier in the instruction stream, reducing stalls. Modern architectures provide architectural support to dismiss invalid address exceptions. Examples are the ldw.d dismissible load operation in the Multiflow Trace series of computers, or in the STMicroelectronics ST231 processor, but also the speculative load of the Intel IA64. The main difference is that with a dismissible model, invalid memory access exceptions are not delivered, which can be problematic in embedded or kernel environment that relies on memory exception for correct behavior. A speculative model allows to catch the exception thanks to the token bit check instruction. Some architectures, such as the IA64, offer both speculative and predicated memory operations. Stores can also be executed conditionally by speculating part of their address value, with additional constraints on the ordering on the memory operations due to possible alias between the two paths. Figure 20.3 shows examples of various forms of speculative memory operations.

Note that the select instruction is an architecture instruction that does not need to be replaced during the SSA destruction phase. If the target architecture does not provide such gated instruction, it can be emulated using two conditional moves. This translation can be done afterward, and the select instruction still be used as an intermediate form. It allows the program to stay in full SSA form where all the data dependencies are made explicit, and can thus be fed to all SSA optimizers.

²⁰ If-Conversion - (C. Bruel)

	284	20 If-Conversion — (C. Bruel)
φ removal, reduction single-entry-node/single- exit-node, SESE φ reduction, reduction	t = ld.s(addr) chk.s (t) * $p ? x = t$ (a) IA64 speculative load	<pre>t = ldw.d(addr) x = select p ? t : x * (b) Multiflow/ST231 dismissi- ble load</pre>
	<pre>x = select p ? addr: dummy stw(x, value) (c) base store hoisting</pre>	<pre>index = select p ? i : j stw(x[index], value) (d) index store hoisting</pre>

Fig. 20.3 Examples of speculated memory operations

This chapter is organized as follows: we start to describe the SSA techniques to transform a CFG region in SSA form to produce an if-converted SSA representation using speculation. We then describe how this framework is extended to use predicated instructions, using the ψ -SSA form presented in Chapter 15. Finally, we propose a global framework to pull together those techniques, incrementally enlarging the scope of the if-converted region to its maximum beneficial size.

20.1 Basic transformations

Unlike global approaches, that identify a control-flow region and if-convert it in one shot, the technique described in this chapter is based on incremental reductions. To this end, we consider basic SSA transformations whose goal is to isolate a simple diamond-DAG structure (informally an if-then-else-end) that can be easily if-converted. The complete framework, that identifies and incrementally performs the transformation, is described in Section 20.2.

20.1.1 SSA operations on basic blocks

The basic transformation that actually if-converts the code is the ϕ removal that takes a simple diamond-DAG as an input, i.e., a single-entry-node/single-exitnode (SESE)^{*}DAG with only two distinct forward paths from its entry node to its exit node. The ϕ removal consists in (1) speculating the code of both branches in the entry basic block (denoted *head*); (2) then replacing the ϕ -function by a select; (3) finally, simplifying the control flow to a single basic block. This transformation is illustrated by the example of Figure 20.4.

The goal of the ϕ reduction transformation is to isolate a diamond-DAG from a structure that resembles a diamond-DAG but has side entries to its exit block. This diamond-DAG can then be reduced using the ϕ removal transformation. Nested if-then-else-end in the original code can create such control flow. One

20.1 Basic transformations




Fig. 20.4 ϕ removal

can notice the similarity with the nested arity-two ϕ_{if} -functions used for gated-SSA* (see Chapter 14). In the most general case, the join node of the considered region has *n* predecessors with ϕ -functions of the form $B_0 : r = \phi(B_1 : r_1, B_2 : r_2, ..., B_n : r_n)$, and is such that removing edges from $B_3, ..., B_n$ would give a diamond-DAG. After the transformation, B_1 and B_2 point to a freshly created basic block, say B_{12} , that itself points to B_0 ; a new variable $B_{12} : r_{12} = \phi(B_1 : r_1, B_2 : r_1, B_2 : r_2)$ is created in this new basic block; the ϕ -function in B_0 is replaced by $B_0 : r = \phi(B_{12} : r_{12}, ..., B_n : r_n)$. This is illustrated through the example of Figure 20.5.





Fig. 20.5 ϕ reduction

The objective of *path duplication* is to get rid of all side entry edges that avoid a single-exit-node region to be a diamond-DAG. Through path duplication, all edges that point to a node different than the exit node or to the willing entry node, are "redirected" to the exit node. ϕ reduction can then be applied to the obtained region. More formally, consider two distinguished nodes, named *head* and the single exit node of the region *exit*, such that there are exactly two different control-flow paths from *head* to *exit*; consider (if exists), the first node *side*_i on one of the forward path *head* \rightarrow *side*₀ \rightarrow ... *side*_p \rightarrow *exit* that has at least two predecessors. The transformation duplicates the path $P = side_i \rightarrow \cdots \rightarrow side_p \rightarrow$ *exit* into $P' = side'_i \rightarrow \cdots \rightarrow side'_p \rightarrow exit$ and redirects $side_{i-1}$ (or *head* if i = 0) to *side'*_i. All the ϕ -functions that are along P and P' for which the number of predecessors have changed have to be updated accordingly. Hence, a $r = \phi(side_p :$ $r_1, B_2 : r_2, \ldots, B_n : r_n)$ in *exit* will be updated into $r = \phi(side'_p : r_1, B_2 : r_2, \ldots, B_n :$ $r_n, side_p : r_1$); a $r = \phi(side_{i-1} : r_0, r_1, \ldots, r_m)$ originally in *side*_i will be updated renaming, of variables copy folding conjunctive predicate merge


into $r = \phi(r_1, ..., r_m)$ in *side*_{*i*} and into $r = \phi(r_0)$ i.e., $r = r_0$ in *side*'_{*i*}. Variables renaming (see Chapter 5) along with copy-folding can then be performed on *P* and *P*'. All steps are illustrated through the example of Figure 20.6.





The last transformation, namely the *Conjunctive predicate merge*, concerns the if-conversion of a control-flow pattern that sometimes appears on codes to represent logical and or or conditional operations. As illustrated by Figure 20.7 the goal is to get rid of side exit edges that avoid a single-entry-node region to be a diamond-DAG. As opposed to path duplication, the transformation is actually restricted to a very simple pattern highlighted in Figure 20.7 made up of three distinct basic blocks, *head*, that branches with predicate *p* to *side*, or *exit. side*, which is empty, branches itself with predicate *q* to another basic block outside of the region or to *exit.* Conceptually the transformation can be understood as first isolating the outgoing path $p \rightarrow q$ and then if-converting the obtained diamond-DAG.

20.1 Basic transformations



minimal SSA form pruned SSA form speculation predicated execution coalescing ψ-SSA form

287

Fig. 20.7 convergent conjunctive merge

Implementing the same framework on a non-SSA form program would require more efforts: The ϕ reduction would require variable renaming, involving either a global data-flow analysis or the insertion of copies at the *exit* node of the diamond-DAG; inferring the minimum amount of select operations would require having and updating liveness information. SSA form solves the renaming issue for free, and as illustrated by Figure 20.8 the minimality and the pruned flavor of the SSA form allows to avoid inserting useless select operations.




Fig. 20.8 SSA predicate minimality

20.1.2 Handling of predicated execution model

The ϕ removal transformation described above considered a speculative execution model. As we will illustrate hereafter, in the context of a predicated execution model, the choice of speculation versus predication is an optimization decision that should not be imposed by the intermediate representation. Also, transforming speculated code into predicated code can be viewed as a coalescing problem. The use of ψ -SSA (see Chapter 15), as the intermediate form of if-conversion, dependence, controldependence, datadependence, antiparallel execution ψ -function def-use chains

allows to postpone the decision of speculating some code, while the coalescing problem is naturally handled by the ψ -SSA destruction phase.

Just as (control) speculating an operation on a control-flow graph corresponds to ignore the control dependence with the conditional branch, speculating an operation on an if-converted code corresponds to remove the data dependence with the corresponding predicate. On the other hand, on register allocated code, speculation adds anti-dependencies. This trade-off can be illustrated through the example of Figure 20.9: For the fully predicated version of the code, the computation of p has to be done before the computations of x_1 and x_2 ; speculating the computation of x_1 removes the dependence with p and allows to execute it in parallel with the test ($a \\ b$); if both the computation of x_1 and x_2 are speculated, they cannot be coalesced and when destruction ψ -SSA, the ψ -function will give rise to some select instruction; if only the computation of x_1 is speculated, then x_1 and x_2 can be coalesced to x, but then an anti-dependence from x = a + band p? x = c appears that forbid its execution in parallel.

$p = (a \gtrless b)$	$p = (a \gtrless b)$	$p = (a \gtrless b)$	$p = (a \gtrless b)$
$p ? x_1 = a + b$	$x_1 = a + b$	$x_1 = a + b$	x = a + b
\overline{p} ? $x_2 = c$	$x_2 = c$	\overline{p} ? $x_2 = c$	\overline{p} ? $x = c$
$x = \psi(p ? x_1, \overline{p} ? x_2)$	$^{\star}x = \psi(p ? x_1, \overline{p} ? x_2)$	$x = \psi(p ? x_1, \overline{p} ? x_2)$	
(a) predicated code	(b) fully speculated	(c) partially speculated	(d) after coalescing

Fig. 20.9 Speculation removes the dependency with the predicate but adds anti-dependencies between concurrent computations.

In practice, speculation is performed during the ϕ removal transformation, whenever it is possible (operations with side effect cannot be speculated) and considered as beneficial. As illustrated by Figure 20.10b, only the operations part of *one* of the diamond-DAG branch are actually speculated. This partial speculation leads to manipulating code made up of a mixed of predication and speculation.

Speculating code is the easiest part as it could be done prior to the actual if-conversion by simply hoisting the code above the conditional branch. Still we would like to outline that since ψ -functions are part of the intermediate representation, they can be considered for inclusion in a candidate region for if-conversion, and in particular for speculation. However, the strength of ψ -SSA allows to treat ψ -functions just as any other operation. Consider the code of Figure 20.10a containing a sub region already processed. To speculate the operation $d_1 = f(x)$, the operation defining x, i.e., the ψ -function, also has to be speculated. Similarly, all the operations defining the operands x_1 and x_2 should also be speculated. If one of them can produce hazardous execution, then the ψ -function cannot be speculated, which forbids in turn the operation $d_1 = f(x)$ to be speculated. Marking operations that cannot be speculated can be done easily using a forward propagation along def-use chains^{*}.

	20.1	Basic	transformations
--	------	-------	-----------------

if (q) then			projection ψ -projection guard
$p = (a \gtrless b)$	$p = (a \gtrless b)$	$p = (a \gtrless b)$	0
		$s = q \wedge \overline{p}$	
$x_1 = a + b$	$x_1 = a + b$	$q ? x_1 = a + b$	
\overline{p} ? $x_2 = c$	\overline{p} ? $x_2 = c$	$s ? x_2 = c$	
$x = \psi(x_1, \overline{p} ? x_2)$	$x = \psi(x_1, \overline{p} ? x_2)$	$x = \psi(q ? x_1, s ? x_2)$	
$d_1 = f(x)$	$d_1 = \mathtt{f}(x)$	$q ? d_1 = \mathbf{f}(x)$	
else			
$d_2 = 3$	\overline{q} ? $d_2 = 3$	\overline{q} ? $d_2 = 3$	
end			
$d = \phi(d_1, d_2)$	$d = \psi(q ? d_1, \overline{q} ? d_2)$	$d = \psi(q ? d_1, \overline{q} ? d_2)$	
(a) nested if	(b) speculating the then branch	(c) predicating both branches	

Fig. 20.10 Inner region ψ

All operations that cannot be speculated, including possibly some ψ -functions, should be predicated. Suppose we are considering a none-speculated operation we aim at if-converting, that is part of the then branch on predicate q. Just as for $x_2 = c$ in Figure 20.10a, this operation might be already predicated (on \overline{p} here) prior to the if-conversion. In that case, a *projection* on q is performed, meaning that instead of predicating $x_2 = c$ by \overline{p} it gets predicated by $q \wedge \overline{p}$. A ψ -function can also be projected on a predicate q as described in Chapter 15: All gates of each operand are individually projected on q. As an example, originally non-gated operand x_1 gets gated by q, while the \overline{p} gated operand x_2 gets gated by $s = q \wedge \overline{p}$. Note that as opposed to speculating it, predicating a ψ -function does not impose to predicate the operation that define its operands. The only subtlety related to projection is related to generating the new predicate as the logical conjunction of the original guard (e.g., $\overline{p})^*$ and the current branch predicate (e.g., q). Here s needs to be computed at some point. Our heuristic consists in first listing the set of all necessary predicates and then emitting the corresponding code at the earlier place. Here, used predicates are q, \overline{q} , and $q \wedge \overline{p}$. q and \overline{q} are already available. The earlier place where $q \wedge \overline{p}$ can be computed is just after calculating p.

Once operations have been speculated or projected (on q for the then branch, on \overline{q} for the else), each ϕ -functions at the merge point is replaced by a ψ -function: operands of speculated operations are placed first and guarded by true; operands of projected operations follow, guarded by the predicate of the corresponding branch.

incremental update, of SSA 20

20.2 Global analysis and transformations

Hot regions are rarely just composed of simple if-then-else-end control-flow regions but processors have limited resources: the number of registers will determine the acceptable level of data dependencies to minimize register pressure; the number of predicate registers will determine the depth of the if-conversion so that the number of conditions does not exceed the number of available predicates; the number of processing units will determine the number of instructions that can be executed simultaneously. The inner-outer incremental process advocated in this chapter allows to evaluate finely the profitability of if-conversion.

.

20.2.1 SSA incremental if-conversion algorithm

The algorithm takes as input a CFG in SSA form and applies incremental reductions using the list of candidate conditional basic blocks sorted in postorder. Each basic block in the list designates the head of a sub-graph that can be if-converted using the transformations described in Section 20.1. Post-order traversal allows to process each region from the inner to the outer. When the ifconverted region cannot grow anymore because of resources, or because a basic block cannot be if-converted, then the next sub-graph candidate is considered until all the CFG is explored. Note that as the reduction proceeds, maintaining SSA^{*} can be done using the general technique described in Chapter 5. Basic local ad hoc updates can also be implemented instead.

Consider for example the CFG from the gnu wc (word count) program reported in Figure 20.11a. The exit node BB7, and basic block BB3 that contains a function call cannot be if-converted (represented in gray). The post-order list of conditional blocks (represented in bold) is [BB11, BB17, BB16, BB14, BB10, BB9, BB6, BB2]. (1) The first candidate region is composed of {BB11, BB2, BB12}; ϕ -reduction can be applied, promoting the instructions of BB12 in BB11; BB2 becomes the single successor of BB11. (2) The region headed by BB17 is then considered; BB19 cannot yet be promoted because of the side entries coming both from BB15 and BB16; BB19 is duplicated into a BB19' with BB2 as successor; BB19' can then be promoted into BB17. (3) The region headed by BB16 that have now BB17 and BB19 as successors is considered; BB19 is duplicated into BB19", so as to promote BB17 and BB19' into BB16 through ϕ -reduction; BB19' already contains predicated operations from the previous transformation, so a new merging predicate is computed and inserted; After the completion of ϕ -removal, BB16 has a unique successor, BB2. (4) BB14 is the head of the new candidate region; Here, BB15 and BB16 can be promoted; Again since BB16 contains predicated and predicate setting operations, a fresh predicate must be created to hold the merged conditions. (5) BB10 is then considered; BB14 needs to be duplicated to BB14'. The process finished with the region head by BB9.

290

. . . .

20.2 Global analysis and transformations




Fig. 20.11 If-conversion of wc (word count program). Basic blocks in the gray region cannot be if-converted. Tail duplication can be used to exclude *BB3* from the to-be-if-converted region.

20.2.2 Tail duplication

Just as for the example of Figure 20.11, some basic blocks (such as *BB3*) may have to be excluded from the region to if-convert. *Tail duplication* can be used for this purpose. Similar to path duplication described in Section 20.1, the goal of tail duplication is to get rid of incoming edges of a region to if-convert. This is usually done in the context of hyperblock formation, which technique consists in, as opposed to the inner-outer incremental technique described in this chapter, to if-convert a region in "one shot". Consider again the example of Figure 20.11a, and suppose the set of selected basic blocks defining the region to if-convert consists of all basic blocks from *BB2* to *BB19* excluding *BB3*, *BB4*, and *BB7*. Getting rid of the incoming edge from *BB4* to *BB6* is possible by duplicating all basic blocks of the region reachable from *BB6* as shown in Figure 20.11b.

Formally, consider a region \mathscr{R} made up of a set of basic blocks, a distinguished one *entry* and the others denoted $(B_i)_{2 \le i \le n}$, such that any B_i is reachable from *entry* in \mathscr{R} . Suppose a basic block B_s has some predecessors out_1, \ldots, out_m that are not in \mathscr{R} . Tail duplication consists in: (1) for all B_j (including B_s) reachable from B_s in \mathscr{R} , create a basic block B'_j as a copy of B_j ; (2) any branch from B'_j that points to a basic block B_k of the region is rerouted to its duplicate B'_k ; (3) any branch from a basic block out_k to B_s is rerouted to B'_s . In our example, we would have *entry* = *BB2*, B_s = *BB6*, and *out* = *BB4*.

A global approach would just do as in Figure 20.11c: First select the region; Second, get-rid of side incoming edges using tail duplication; Finally perform if-conversion of the whole region in one shot. We would like to point out that there is no phasing issue with tail duplication. To illustrate this point, consider

291

tail duplication path duplication hyperblock formation branch coalescing

the example of Figure 20.12a where *BB2* cannot be if-converted. The selected region is made up of all other basic blocks. Using a global approach as in standard hyperblock formation, tail duplication would be performed prior to any if-conversion. This would lead to the CFG of Figure 20.12b. Note that a new node, *BB7*, has been added here after the tail duplication by a process called branch coalescing. Applying if-conversion on the two disjoint regions respectively head by *BB4* and *BB4'* would lead to the final code shown if Figure 20.12c. Our incremental scheme would first perform if-conversion of the region head by *BB4*, leading to the code depicted in Figure 20.12e. Applying tail duplication to get rid of side entry from *BB2* would lead to exactly the same final code as shown in Figure 20.12f.




Fig. 20.12 Absence of phasing issue for tail duplication

20.2.3 Profitability

Fusing execution paths can over commit the architectural ability to execute in parallel the multiple instructions: Data dependencies and register renaming introduce new register constraints. Moving operations earlier in the instruction stream increases live-ranges. Aggressive if-conversion can easily exceed the pro-

cessor resources, leading to excessive register pressure or moving infrequently used long latency instructions into the critical path. The prevalent idea is that a region can be if-converted if the cost of the resulting if-converted basic block is smaller than the cost of each basic block of the region taken separately weighted by its execution probability. To evaluate those costs, we consider all possible paths impacted by the if-conversion.

For all transformations but the conjunctive predicate merge, there are two such paths starting at basic block *head*. For the code of Figure 20.13, we would have $path_p = [head, B_1, exit]$ and $path_{\overline{p}} = [head, B'_1, B'_2, exit]$ of respective probability prob(p) and $prob(\overline{p})$. For a path $P_q = [B_0, B_1, \dots, B_n]$ of probability prob(q), its cost is given by $\widehat{P_q} = prob(q) \times \sum_{i=0}^{n-1} \widehat{[B_i, B_{i+1}]}$ where $\widehat{[B_i, B_{i+1}]}$ represents the cost of basic block $\widehat{[B_i]}$ estimated using its schedule height plus the branch latency br_lat, if the edge (B_i, B_{i+1}) corresponds to a conditional branch, 0 otherwise. Note that if B_i branches to S_q on predicate q, and falls through to $S_{\overline{q}}$, $\widehat{B_i} = prob(q) \times (\widehat{[B_i, S_q]}] + prob(\overline{q}) \times (\widehat{[B_i, S_q]}] = \widehat{[B_i]} + prob(q) \times br_lat$.


Let $path_p = [head, B_1, ..., B_n, exit]$ and $path_{\overline{p}} = [head, B'_1, ..., B'_m, exit]$ be the two paths with the condition taken branch on p. Then, the overall cost before if-conversion simplifies to


$$\operatorname{cost}_{\operatorname{control}} = \widehat{path_p} + \widehat{path_p} = \widehat{[head]} + \operatorname{prob}(p) \times \left(\operatorname{br}_{lat} + \sum_{i=0}^{n} \widehat{[B_i]}\right) + \operatorname{prob}(\overline{p}) \times \sum_{i=0}^{m} \widehat{[B'_i]}$$

This is to be compared to the cost after if-conversion

$$cost_{predicated} = [head \circ (\bigcirc_{i=1}^{n} B_{i}) \circ (\bigcirc_{i=1}^{m} B_{i}')]$$

where \circ is the composition function that merges basic blocks together, removes associated branches and creates the predicate operations.





The profitability for the logical conjunctive merge of Figure 20.14 can be evaluated similarly. There are three paths impacted by the transformation: $path_{p\land q} = [head, side, B_1[, path_{p\land \overline{q}} = [head, side, exit[, and path_{\overline{p}} = [head, exit[] of respective probability prob(<math>p \land q$), prob($p \land \overline{q}$), and prob(\overline{p}). The overall cost before the transformation (if branches are on p and q) $path_{p\land \overline{q}} + path_{p\land \overline{q}} + path_{\overline{p}}$

simplifies to

$$cost_{control} = \widehat{head} + \widehat{side} = \widehat{[head]} + prob(p) \times (1 + prob(q)) \times br_lat$$

which should be compared to (if the branch on the new *head* block is on $p \land q$)

$$cost_{predicated} = head \circ side = [head \circ side] + prob(p) \times prob(q) \times br_lat$$




Fig. 20.14 conjunctive predicate merge

Note that if $prob(p) \ll 1$, emitting a conjunctive merge might not be beneficial. In that case, another strategy such as path duplication from the *exit* block will be evaluated. Profitability for any conjunctive predicate merge (disjunctive or conjunctive; convergent or not) is evaluated similarly.

A speed oriented objective function needs the target machine description to derive the instruction latencies, resource usage and scheduling constraints. The local dependencies computed between instructions are used to compute the dependence height. The branch probability is obtained either from static branch prediction heuristics, profile information or user inserted directives. Naturally, this heuristic can be either pessimistic, because it does not take into account new optimization opportunities introduced by the branch removal or explicit new dependencies, or optimistic because of bad register pressure estimation leading to register spilling on the critical path, or uncertainty in the branch prediction. But since the SSA incremental if-conversion framework reduces the scope for the decision function to a localized part of the CFG, the size and complexity of the inner region under consideration makes the profitability a comprehensive process. This cost function is fast enough to be reapplied to each region during the incremental processing, with the advantage that all the instructions introduced by the if-conversion process in the inner regions, such as new predicate merging instructions or new temporary pseudo-registers, can be taken into account.

20.3	Concluding remarks and further readings	295

20.3 Concluding remarks and further readings

We presented in this chapter how an if-conversion algorithm can take advantage of the SSA properties to efficiently assign predicates and lay out the new control flow in an incremental, inner-outer process. As opposed to the alternative top-down approach, the region selection can be reevaluated at each nested transformation, using local analysis. Basic block selection and if-conversion is performed as a single process, hyperblocks being created lazily, using well-known techniques such as tail duplication or branch coalescing only when the benefit is established. Predication and speculation are often presented as two different alternatives for if-conversion. While it is true that they both require different hardware support, they should coexist in an efficient if-conversion process such that every model of conditional execution is accepted. Thanks to conditional moves and ψ transformations, they are now generated together in the same framework.

Further readings

To overcome the hard to predict profitability in conventional if-conversion algorithms, reverse if-conversion was proposed in [17], reconstructing the control flow at schedule time, after the application of more aggressive region selection criteria.

Hyperblocks [202] was proposed as the primary if-converted scheduling framework, excluding basic blocks which do not justify their inclusion into the ifconverted flow of control.

The duality between SSA like ϕ s and predicate dependencies have been used in other works. In SSA-PS [154], Predicated Switching operations are used to realize the conditional assignments using aggressive speculation techniques with conditional moves. Phi-Predication [77] uses a modified version of the RK algorithm, to map phi-predication with phi-lists, holding guards and topological information.

CHAPTER 21

interference SSA destruction SSA, machine level SSA, destruction critical edge edge splitting duplicated edges dead code elimination empty block elimination two-address mode variable version renaming, of variables

SSA Destruction for Machine Code

F. Rastello

Chapter 3 provides a basic algorithm for destructing SSA that suffers from several limitations and drawbacks: first, it works under implicit assumptions that are not necessarily fulfilled at machine level; second, it must rely on subsequent phases to remove the numerous copy operations it inserts; finally, it increases subsequently the size of the intermediate representation, thus making it not suitable for just-in-time compilation.^{**}

Correctness

SSA at machine level complicates the process of destruction that can potentially lead to bugs if not performed carefully. The algorithm described in Section 3.2 involves the splitting of every critical edge. Unfortunately, because of specific architectural constraints, region boundaries, or exception handling code, edge splitting is not always possible. As we will see further, this obstacle could easily be overcome by appending copy operations at the very beginning and very end of basic blocks. Unfortunately, appending a copy operation at the very end of a basic block might neither be possible (it has to be before the jump operation). Also, care must be taken with duplicated edges, i.e., when the same basic block appears twice in the list of predecessors. This can occur after control-flow graph structural optimizations such as dead code elimination or empty block elimination...

SSA imposes a strict discipline on variable naming: every "name" must be associated to only one definition which is obviously most of the time not compatible with the instruction set of the targeted architecture. As an example, a two-address mode instruction, such as auto-increment (x = x + 1) would enforce its definition to use the same resource as one of its arguments (defined elsewhere), thus imposing two different definitions for the same temporary variable. This is why some compiler designers prefer using, for SSA construction, the notion of versioning in place of renaming. Implicitly, two versions of the same original variable should not interfere, while two names can. Such a flavor corresponds to the C-SSA form described in Chapter 2. The former simplifies the SSA destruction phase, while the latter simplifies and allows more transformations to be performed under SSA (updating C-SSA is very difficult). Apart from dedicated registers for which optimizations are usually very careful in managing there live range, register constraints related to calling conventions or instruction set architecture might be handled by the register allocation phase. However, as we will see, enforcement of register constraints impacts the register pressure as well as the number of copy operations. For those reasons we may want those constraints to be expressed earlier (such as for the pre-pass scheduler), in which case the SSA destruction phase might have to cope with them.

Code quality

The natural way of lowering ϕ -functions and expressing register constraints is through the insertion of copies (when edge-splitting is not mandatory as discussed above). If done carelessly, the resulting code will contain many temporaryto-temporary copy operations. In theory, reducing the number of these copies is the role of the coalescing during the register allocation phase. A few memory and time-consuming existing coalescing heuristics mentioned in Chapter 22 are quite effective in practice. The difficulty comes both from the size of the interference graph (the information of colorability is spread out) and the presence of many overlapping live ranges that carry the same value (so non-interfering). Coalescing can also, with less effort, be performed prior to the register allocation phase. As opposed to a (so-called conservative) coalescing during register allocation, this aggressive coalescing would not cope with the interference graph colorability. As we will see, strict SSA form is really helpful for both computing and representing equivalent variables. This makes the SSA destruction phase the right candidate for eliminating (or not inserting) those copies.

Speed and memory footprint

The cleanest and simplest way to perform SSA destruction with good code quality is to first insert copy instructions to make the SSA form conventional, then take advantage of the SSA form to run efficiently aggressive coalescing (without breaking the conventional property), before eventually renaming ϕ -webs^{*} and getting rid of ϕ -functions. Unfortunately this approach will lead, in a transitional stage, to an intermediate representation with a substantial number of variables: the size of the liveness sets and interference graph classically used to perform coalescing become prohibitively large for dynamic compilation. To overcome this difficulty one can compute liveness and interference on demand which, as we already mentioned, is made simpler by the use of SSA form (see Chapter 9). Remains the process of copy insertion itself that might still take a substantial

21.1 Correctness

amount of time. To fulfill memory and time constraints imposed by just-in-time compilation^{*}, one idea is to *virtually* insert those copies, and only *effectively* insert the non-coalesced ones.

This chapter addresses those three issues: handling of machine level constraints, code quality (elimination of copies), and algorithm efficiency (speed and memory footprint). The layout falls into three corresponding sections.

21.1 Correctness

Isolating ϕ -node using copies

In most cases, edge splitting can be avoided by treating ϕ -uses and ϕ -definition operand symmetrically: instead of just inserting copies on the incoming control-flow edges of the ϕ -node (one for each use operand), a copy is also inserted on the outgoing edge (one for its defining operand). This has the effect of isolating the value associated to the ϕ -node thus avoiding (as discussed further) SSA destruction issues such as the well-known lost-copy problem. The process of ϕ -node isolation is illustrated by Figure 21.1. The corresponding pseudo-code is given in Algorithm 21.1. If, because of different ϕ -functions, several copies are introduced at the same place, they should be viewed as parallel copies. For that reason, an empty parallel copy is initially inserted both at the beginning (i.e., right after ϕ -functions, if any) and at the end of each basic block (i.e., just before the branching operation, if any). Note that, as far as correctness is concerned, those copies can be sequentialized in any order, as they concern different variables (this is a consequence of ϕ -node isolation – see below).




Fig. 21.1 Isolation of a ϕ -node

When incoming edges are not split, inserting a copy not only for each argument of the ϕ -function, but also for its result is important: without the copy $a'_0 \leftarrow a_0$, the ϕ -function defines directly a_0 whose live range can be long enough to intersect the live range of some a'_i , i > 0. Prior SSA destruction algorithms that did not perform the copy $a'_0 \leftarrow a_0$ identified two problems. (1) In the "lost-copy

299

just-in-time compiler!JIT lost-copy problem isolation, of ϕ -node parallel copies

lost-copy problem swap problem parallel copies branch instruction problem hardware loop duplicated edge problem dead code elimination empty block elimination copy-folding instruction set architecture|ISA application binary interface|ABI pinning live range pinning

problem", a_0 is used in a successor of $B_i \neq B_0$, and the edge from B_i to B_0 is *critical.* (2) In the "swap problem", a_0 is used in B_0 as a ϕ -function argument. In this latter case, if parallel copies are used, a_0 is dead before a'_i is defined. But, if copies are sequentialized blindly, the live range of a_0 can go beyond the definition point of a'_i and lead to an incorrect code after renaming a_0 and a'_i with the same name. ϕ -node isolation allows to solve most of the issues that can be faced at machine level. However, there remains subtleties listed below.

Limitations

There is a tricky case, when the basic block contains variables *defined after* the point of copy insertion. This is for example the case for the PowerPC bclr branch instructions with a behavior similar to hardware loop. In addition to the condition, a counter *u* is decremented by the instruction itself. If *u* is used in a ϕ -function in a direct successor block, no copy insertion can split its live range. It must then be given the same name as the variable defined by the ϕ -function. If both variables interfere, this is just impossible! For example, suppose that for the code of Figure 21.2a, the instruction selection chooses a branch with decrement (denoted br_dec) for Block B_1 (Figure 21.2b). Then, the ϕ -function of Block B_2 , which uses u, cannot be translated out of SSA by standard copy insertion because u interferes with t_1 and its live range cannot be split. To destruct SSA, one could add $t_1 \leftarrow u - 1$ in Block B_1 to anticipate the branch. Or one could split the critical edge between B_1 and B_2 as in Figure 21.2c. In other words, simple copy insertions is not enough in this case. We see several alternatives to solve the problem: (1) the SSA optimization could be designed with more care; (2) the counter variable must not be promoted to SSA; (3) some instructions must be changed; (4) the control-flow edge must be split somehow.

There is another tricky case when a basic block has twice the same predecessor block. This can result from consecutively applying copy-folding and control-flow graph structural optimizations such as dead code elimination or empty block elimination. This is the case for the example of Figure 21.3 where copy-folding would remove the copy $a_2 \leftarrow b$ in Block B_2 . If B_2 is eliminated, there is no way to implement the control dependence of the value to be assigned to a_3 other than through predicated code (see chapters 15 and 14) or through the reinsertion of a basic block between B_1 and B_0 by the split of one of the edges.

The last difficulty SSA destruction faces when performed at machine level is related to register constraints such as instruction set architecture (ISA)^{*} or application binary interface (ABI)^{*} constraints. For the sake of the discussion we differentiate two kinds of resource constraints that we will refer as *operand pinning*^{*} and *live range pinning*^{*}. The live range pinning of a variable *v* to resource *R* will be represented R_v , just as if *v* were a version of temporary *R*. An operand pinning to a resource *R* will be represented using the exponent $^{\uparrow R}$ on the corresponding operand. Live range pinning expresses the fact that the *entire* live range of a variable must reside in a given resource (usually a dedicated register).

21.1 Correctness

stack pointer two-address mode




Fig. 21.2 Copy insertion may not be sufficient. br_dec u, B_1 decrements u, then branches to B_1 if $u \neq 0$.




Fig. 21.3 Copy-folding followed by empty block elimination can lead to SSA code for which destruction is not possible through simple copy insertion^{*}

An example of live range pinning are versions of the stack-pointer temporary that must be assigned back to register *SP*. On the other hand, the pinning of an operation's operand to a given resource does not impose anything on the live range of the corresponding variable. The scope of the constraint is restricted to the operation. Examples of operand pinning are operand constraints such as *two-address mode* where two operands of one instruction must use the same resource; or where an operand must use a given register. This last case encapsulates ABI constraints.

Note that looser constraints where the live range or the operand can reside in more than one resource are not handled here. We assume that the handling of that last constraint is the responsibility of the register allocation. We first simplify the problem by transforming any operand pinning to a live range pinning as sketched in Figure 21.4: parallel copies with new variables pinned to the corresponding resource are inserted just before (for use-operand pinning) and just after (for definition-operand pinning) the operation.

21 SSA Destruction for Machine Code — (F. Rastello)

 $\begin{array}{l} T_{p_1} \leftarrow p_1 \\ T_{p_2} \leftarrow T_{p_1} + 1 \\ p_2 \leftarrow T_{p_2} \end{array}$ $p_2^{\uparrow T} \leftarrow p_1^{\uparrow T} + 1$ (b) Corresponding live range pinning (a) Operand pinning of an auto-increment $a^{\uparrow R0} \leftarrow f(b^{\uparrow R0}, c^{\uparrow R1})$

(c) Operand pinning of a function call

$$\begin{aligned} R0_{b'} &= b \parallel R1_{c'} = c \\ R0_{a'} &= f(R0_{b'}, R1_{c'}) \\ a &= R0_{a'} \end{aligned}$$
(d) Corresponding live range pinning

Fig. 21.4 Operand pinning and corresponding live range pinning

Detection of strong interferences

The scheme we propose in this section to perform SSA destruction that deals with machine level constraints does not address compilation cost (in terms of speed and memory footprint). It is designed to be simple. It first inserts parallel copies to isolate ϕ -functions and operand pinning. Then it checks for interferences that would persist. We will denote such interferences as *strong*, as they cannot be tackled through the simple insertion of temporary-to-temporary copies in the code. We consider that fixing strong interferences should be done on a case-bycase basis and restrict the discussion here on their detection.

As far as correctness is concerned, Algorithm 21.1 splits the data flow between variables and ϕ -nodes through the insertion of copies. For a given ϕ -function $a_0 \leftarrow \phi(a_1, \dots, a_n)$, this transformation is correct as long as the copies can be inserted close enough to the ϕ -function. It might not be the case if the insertion point (for a use-operand) of copy $a'_i \leftarrow a_i$ is not dominated by the definition point of a_i (such as for argument u of the ϕ -function $t_1 \leftarrow \phi(u, t_2)$ for the code of Figure 21.2b); symmetrically, it will not be correct if the insertion point (for the definition-operand) of copy $a_0 \leftarrow a'_0$ does not dominate all the uses of a_0 . Precisely this leads to inserting in Algorithm 21.1 the following tests:

- line 9: "if the definition of *a_i* does not dominate *PC_i* then continue;"
- line 16: "if one use of *a*₀ is not dominated by *PC*₀ then continue;"

For the discussion, we will denote as *split operands* the newly created local variables to differentiate them to the ones concerned by the two previous cases (designed as *non-split operands*). We suppose a similar process have been performed for operand pinning to express them in terms of live range pinning with very short (when possible) live ranges around the concerned operations.

At this point, the code is still under SSA and the goal of the next step is to check that it is conventional: this will obviously be the case only if all the variables of a ϕ -web^{*} can be coalesced together. But not only: the set of all variables pinned to a common resource must also be interference free. We say that x and y are *pin*- ϕ -related to one another if they are ϕ -related or if they are pinned to a common resource. The transitive closure of this relation defines an equivalence relation

302

interference, strong ϕ -function operands, split ϕ -function operands, non-split φ-web

parallel copies

21.2 Code quality

that partitions the variables defined locally in the procedure into equivalence classes, the pin- ϕ -webs. Intuitively, the pin- ϕ -equivalence class of a resource represents a set of resources "connected" via ϕ -functions and resource pinning. The computation of ϕ -webs given by Algorithm 3.4 can be generalized easily to compute pin- ϕ -webs. The resulting pseudo-code is given by Algorithm 21.2.

pin-*φ-web* interference

Algorithm 21.1: Algorithm making non-conventional SSA form conventional by isolating ϕ -nodes

1 f	oreach B: basic block of the CFG do
2	insert an empty parallel copy at the beginning of <i>B</i>
3	insert an empty parallel copy at the end of <i>B</i>
4 f	Toreach B_0 : basic block of the CFG do
5	foreach ϕ -function at the entry of B_0 of the form $a_0 = \phi(B_1 : a_1, \dots, B_n : a_n)$ do
6	foreach a_i (argument of the ϕ -function corresponding to B_i) do
7	let PC_i be the parallel-copy at the end of B_i
9	
10	let a'_i be a freshly created variable
11	add copy $a'_i \leftarrow a_i$ to PC _i
12	replace a_i by a'_i in the ϕ -function;
13	begin
14	let PC_0 be the parallel-copy at the beginning of B_0
16	
17	let a'_0 be a freshly created variable
18	add copy $a_0 \leftarrow a'_0$ to PC ₀
19	replace a_0 by a'_0 in the ϕ -function
	\triangleright all a'_i can be coalesced and the ϕ -function removed

Now, one needs to check that each web is interference free. A web contains variables and resources. The notion of interferences between two variables is the one discussed in Section 2.6 for which we will propose an efficient implementation later in this chapter. A variable and a physical resource do not interfere while two distinct physical resources interfere with one another.

If any interference has been discovered, it has to be fixed on a case-by-case basis. Note that some interferences such as the one depicted in Figure 21.3 can be detected and handled initially (through edge splitting if possible) during the copy insertion phase.

21.2 Code quality

.

Once the code is in conventional SSA, the correctness problem is solved: destructing it is by definition straightforward, as it relies in renaming all variables in each

Algorithm 21.2: The pin- ϕ -webs discovery algorithm, based on the union-find pattern [*]	
1 for each resource <i>R</i> do	
$\mathbf{z} \lfloor \operatorname{web}(R) \leftarrow \{R\}$	
³ for each variable v do	
4 $ web(v) \leftarrow \{v\}$	
5 if v pinned to a resource R then	
6 union(web(R), web(v))	
7 for each instruction of the form $a_{\text{dest}} = \phi(a_1, \dots, a_n)$ do	
for each source operand a_i in instruction do	
9 union(web(a_{dest}), web(a_i))	

 ϕ -web into a unique representative name and then remove all ϕ -functions. To improve the code, however, it is important to remove as many copies as possible.

Aggressive coalescing

Aggressive coalescing can be treated with standard non-SSA coalescing technique. Indeed, conventional SSA allows to coalesce the set of all variables in each ϕ -web together. Coalesced variables are not SSA variables anymore, but ϕ -functions can be removed. Liveness and interferences can then be defined as for a regular code (with parallel copies). An interference graph (as depicted in Figure 21.5e) can be used. A solid edge between two nodes (e.g., between x_2 and x_3) materialize the presence of an interference \dot{b} between the two corresponding variables, i.e., expressing the fact that they cannot be coalesced and share the same resource. A dashed edge between two nodes materializes an affinity between the two corresponding variables, i.e., the presence of a copy (e.g., between x_2 and x'_2) that could be removed by their coalescing.

This process is illustrated by Figure 21.5: the isolation of the ϕ -function leads to inserting the three copies that respectively define x'_1 , x'_3 , and uses x'_2 ; the corresponding ϕ -web { x'_1 , x'_2 , x'_3 } is coalesced into a representative variable x; according to the interference graph of Figure 21.5e, x_1 , x_3 can then be coalesced with x leading to the code of Figure 21.5d.

304

interference graph interference affinity

21.2 Code quality




Fig. 21.5 SSA destruction for the lost-copy problem.

Liveness under SSA

If the goal is not to destruct SSA completely but remove as many copies as possible while maintaining the conventional property, liveness of ϕ -function operands should reproduce the behavior of the corresponding non-SSA code as if the variables of the ϕ -web were coalesced all together. The semantic of the ϕ -operator in the so-called *multiplexing* mode^{*} fits the requirements. The corresponding interference graph on our example is depicted in Figure 21.5c.

Definition 4 (multiplexing mode). Let a ϕ -function $B_0 : a_0 = \phi(B_1 : a_1, \dots, B_n : a_n)$ be in *multiplexing* mode, then its liveness follows the following semantic: its definition-operand is considered to be at the entry of B_0 , in other words variable a_0 is live-in of B_0 ; its use-operands are at the exit of the corresponding predecessor basic-blocks, in other words, variable a_i for i > 0 is live-out of basic block B_i .

Value-based interference

As said earlier, after the ϕ -isolation phase and the treatment of operand pinning constraints, the code contains many overlapping live ranges that carry the same value. Because of this, to be efficient coalescing must use an accurate notion of interference. As already mentioned in Chapter 2, the ultimate notion of interference contains two dynamic (i.e., related to the execution) notions: the notion of liveness and the notion of value. Analyzing statically if a variable is live at a given execution point or if two variables carry identical values is a difficult problem. The scope of variable coalescing is usually not so large, and graph coloring based

interference, conservative interference, updating dominance property copy-folding interference, value based Global Value Numbering

register allocation commonly take the following conservative test: *two variables interfere if one is live at a definition point of the other and this definition is not a copy between the two variables*.

One can notice that, with this conservative interference definition, when a and b are coalesced, the set of interferences of the new variable may be strictly smaller than the union of interferences of a and b. Thus, simply merging the two corresponding nodes in the interference graph is an over-approximation with respect to the interference definition. For example, in a block with two successive copies b = a and c = a where a is defined before, and b and c (and possibly a) are used after, it is considered that b and c interfere but that none of them interfere with a. However, after coalescing a and b, c should not interfere anymore with the coalesced variable. Hence the interference graph would have to be updated or rebuilt.

However, in SSA, each variable has, statically, a *unique* value, given by its unique definition. Furthermore, the "has-the-same-value" binary relation defined on variables is, if the SSA form fulfills the dominance property, an equivalence relation. The *value* of an equivalence class ¹ is the variable whose definition dominates the definitions of all other variables in the class. Hence, using the same scheme as in SSA copy folding, finding the value of a variable can be done by a simple topological traversal of the dominance tree: when reaching an assignment of a variable *b*, if the instruction is a copy b = a, V(b) is set to V(a), otherwise V(b) is set to *b*. The interference test in now both simple and accurate (no need to rebuild/update after a coalescing): if live(*x*) denotes the set of program points where *x* is live,

a interfere with b if live(a) intersects live(b) and $V(a) \neq V(b)$

The first part reduces to $def(a) \in live(b)$ or $def(b) \in live(a)$ thanks to the dominance property. In the previous example, *a*, *b*, and *c* have the same value V(c) = V(b) = V(a) = a, thus they do not interfere.

Note that our notion of values is limited to the live ranges of SSA variables, as we consider that each ϕ -function defines a new variable. We could propagate information through a ϕ -function when its arguments are equivalent (same value). But we would face the complexity of global value numbering (see Chapter 11). By comparison, our equality test in SSA comes for free.

21.3 Speed and memory footprint

Implementing the technique of the previous section may be considered too costly. First, it inserts many instructions before realizing that most are useless. Also, copy insertion is already by itself time-consuming. It introduces many new variables, too: The size of the variable universe has an impact on the liveness

¹ Dominance property is required here, e.g., consider the following loop body if $(i \neq 0)$ { $b \leftarrow a$; } $c \leftarrow ...; ... \leftarrow b$; $a \leftarrow c$; the interference between b and c is actual.

21.3 Speed and memory footprint

analysis and the interference graph construction. Finally, if a general coalescing algorithm is used, a graph representation with adjacency lists (in addition to the bit matrix) and a working graph to explicitly merge nodes when coalescing variables, would be required. All these constructions, updates, manipulations are time-consuming and memory-consuming. We may improve the whole process by: (a) avoiding the use of any interference graph and liveness sets; (b) avoid the quadratic complexity of interference check between two sets of variables by an optimistic approach that first coalesces all copy-related variables (even interfering ones), then traverses each set of coalesced variables and un-coalesce one by one all the interfering ones; (c) emulating ("virtualizing") the introduction of the ϕ -related copies.

Interference check

Liveness sets and interference graph are the major source of memory usage. This motivates, in the context of JIT compilation, not to build any interference graph at all, and rely on the liveness check described in Chapter 9 to test if two live ranges intersect or not. Let us suppose for this purpose that a "has-the-same-value" equivalence relation, is available thanks to a mapping V of variables to symbolic values:

variables *a* and *b* have the same value $\Leftrightarrow V(a) = V(b)$

As explained in Paragraph 21.2 this can be done linearly (without requiring any hash map-table) on a single traversal of the program if under strict SSA form. We also suppose that liveness check is available, meaning that for a given variable a and program point p, one can answer if a is live at this point through the boolean value of a.islive(p). This can directly be used, under strict SSA form, to check if two variables live ranges intersect:

 $intersect(a, b) \Leftrightarrow liverange(a) \cap liverange(b) \neq \emptyset$ a.def.op = b.def.op $\Leftrightarrow a.def.op \text{ dominates } b.def.op \land a.islive(out(b.def.op))$ $b.def.op \text{ dominates } a.def.op \land b.islive(out(a.def.op))$

Which leads to our refined notion of interference.

interfere(a, b) \Leftrightarrow intersect(a, b) \bigwedge $V(a) \neq V(b)$

De-coalescing in linear time

The interference check outlined in the previous paragraph allows to avoid building an interference graph of the SSA form program. However, coalescing has the interference check liveness check interference, intersection based interference, value based

308

de-coalescing dominator!tree

effect of merging vertices and interference queries are actually to be done between sets of vertices. To overcome this complexity issue, the technique proposed here is based on a de-coalescing scheme. The idea is to first merge all copy and ϕ -function related variables together. A merged-set might contain interfering variables at this point. The principle is to identify some variables that interfere with some other variables within the merged-set, and remove them (along with the one they are pinned with) from the merged-set. As we will see, thanks to the dominance property, this can be done linearly using a single traversal of the set.

In reference to register allocation, and graph coloring, we will associate the notion of colors to merged-sets: all the variables of the same set are assigned the same color, and different sets are assigned different colors. The process of *de-coalescing* a variable is to extract it from its set; it is not put in another set, just isolated. We will say *uncolored*. Actually, variables pinned together have to stay together. We denote the (interference free) set of variables pinned to a common resource that contains variable v, atomic-merged-set(v). So the process of un-coloring a variable might have the effect of un-coloring some others. In other words, a colored variable is to be coalesced with variables of the same color, and any uncolored variable v is to be coalesced only with the variables it is pinned with, i.e. atomic-merged-set(v).

We suppose that variables have already been colored and the goal is to uncolor some of them (preferably not all of them) so that each merged-set become interference free. We suppose that if two variables are pinned together they have been assigned the same color, and that a merged-set cannot contain variables pinned to different physical resources. Here we focus on a single merged-set and the goal is to make it interference free within a single traversal. The idea exploits the tree shape of variables live ranges under strict SSA^{*}. To this end, variables are identified by their definition point and ordered using dominance accordingly.

Algorithm 21.3 performs a traversal of this set along the dominance order, enforcing at each step the subset of already considered variables to be interference free. From now, we will abusively design as the dominators of a variable v, the set of variables of *color identical to v* which definition dominates the definition of v. Variables defined at the same program point are arbitrarily ordered, so as to use the standard definition of immediate dominator (denoted v.idom, set to \perp if not exists, updated lines 6-8). To illustrate the role of v.eanc in Algorithm 21.3, let us consider the example of Figure 21.6 where all variables are assumed to be originally in the same merged-set: v.eanc (updated line 16) represents the immediate intersecting dominator with the same value than v; so we have b.eanc = \perp and d.eanc = a. When line 14 is reached, cur_anc (if not \perp) represents a dominating variable interfering with v and with the same value than v.idom: when v is set to c (c.idom = b), as b does not intersect c and as b.eanc = \perp , cur anc = \perp which allows to conclude that there is no dominating variable that interfere with c; when v is set to e, d does not intersect e but as a intersects and has the same value than d (otherwise a or d would have been uncolored), we have d.eanc = a and thus $cur_anc = a$. This allows to detect on line 18 the interference of e with a.

- 30

309




Fig. 21.6 Variables live ranges are sub-trees of the dominator tree*

Virtualizing ϕ -related copies

The last step toward a memory-friendly and fast SSA-destruction algorithm consists in emulating the initial introduction of copies and only actually insert them on the fly when they appear to be required. We use *exactly the same algorithms as for the solution without virtualization*, and use a special location in the code, identified as a "virtual" parallel copy, where the real copies, if any, will be placed. 310

early point, of a basic block late point, of a basic block copy mode, semantic of φ-operator liveness!φ-function basic-block early basic-block late materialization, of copies

Because of this we consider a different semantic for ϕ -functions than the multiplexing mode previously defined. To this end we differentiate ϕ -operands for which a copy cannot be inserted (such as for the br_dec of Figure 21.2b) to the others. We use the term non-split and split operands introduced in Section 21.1. For a ϕ -function $B_0 : a_0 = \phi(B_1 : a_1, ..., B_n : a_n)$ and a split operand $B_i : a_i$, we denote the program point where the corresponding copy would be inserted as the *early point* of B_0 (early(B_0) – right after the ϕ -functions of B_0) for the definition-operand, and as the *late point* of B_i (late(B_i)–just before the branching instruction) for a use-operand.

Definition 5 (copy mode). Let a ϕ -function $B_0: a_0 = \phi(B_1: a_1, \dots, B_n: a_n)$ be in *copy mode*, then the liveness for any split operand follows the following semantic: its definition-operand is considered to be at the early point of B_0 , in other words, variable a_0 is *not* live-in of B_0 ; its use-operands are at the late point of the corresponding predecessor basic-blocks, in other words variable a_i for i > 0 is (unless used further) *not* live-out of basic block B_i . The liveness for non-split operands follows the multiplexing mode semantic.

When the algorithm decides that a virtual copy $a'_i \leftarrow a_i$ (resp. $a_0 \leftarrow a'_0$) cannot be coalesced, it is *materialized* in the parallel copy and a'_i (resp. a'_0) becomes explicit in its merged-set. The corresponding ϕ -operator is replaced and the use of a'_i (resp. def of a'_0) is now assumed, as in the multiplexing mode, to be on the corresponding control-flow edge. This way, only copies that the first approach would finally leave un-coalesced are introduced. We choose to postpone the materialization of all copies along a single traversal of the program at the very end of the de-coalescing process. Because of the virtualization of ϕ -related copies, the de-coalescing scheme given by Algorithm 21.3 have to be adapted to emulate live ranges of split operands. The pseudo-code for processing a local virtual variable is given by Algorithm 21.5. The trick is to use the ϕ -function itself as a placeholder for its set of local virtual variables. As the live range of a local virtual variable is very small, the cases to consider are quite limited: a local virtual variable can interfere with another virtual variable (lines 2-4) or with a "real" variable (lines 5-18).

The overall scheme works as follows: (1) every copy related (even virtual) variables are first coalesced (unless pinning to physical resources forbid it); (2) then merged-sets (identified by their associated color) are traversed and interfering variables are de-coalesced; (3) finally, materialization of remaining virtual copies is performed through a single traversal of all ϕ -functions of the program: whenever one of the two operands of a virtual copy is uncolored, or whenever the colors are different, a copy is inserted.

A key implementation aspect is related to the handling of pinning. In particular, for correctness purpose, coalescing is performed in two separated steps. First pin- ϕ -webs have to be coalesced. Detection and fix of strong interferences is handled at this point. The so obtained merged sets (that contain local virtual variables) have to be identified as atomic i.e., they cannot be separated. After the second step of coalescing, atomic merged sets will compose larger merged sets.

parallel copy, Algorithm 21.4: De-coalescing with virtualization of ϕ -related copies sequentialization of 1 **foreach** $c \in \text{COLORS}$ **do** $c.\text{cur}_i\text{dom} = \bot$ 2 foreach basic block *B* in CFG in DFS pre-order of the dominance tree do **foreach** program point *l* of *B* in topological order **do** 3 if l = late(B) then 4 **foreach** $c \in \text{COLORS}$ **do** $c.curphi = \bot$ 5 foreach basic-block B' successor of B do 6 **foreach** operation Phi: " $B' : a_0 = \phi(\dots, B : \nu, \dots)$ " in B' **do** 7 8 if ¬colored(*Phi*) then continue else $c \leftarrow \operatorname{color}(Phi)$ 9 10 DeCoalesce_virtual(*Phi*, *B* : *v*, c.*curphi*, c.cur_idom) 11 **if** colored(*Phi*) **then** $c.curphi \leftarrow Phi$ 12 13 else 14 **foreach** operation *OP* at *l* (including ϕ -functions) **do** 15 foreach variable v defined by OP do 16 **if** \neg colored(v) **then** continue 17 else $c \leftarrow \operatorname{color}(v)$ 18 19 DeCoalesce(v, c.cur_idom) 20 **if** colored(v) **then** c.cur_idom $\leftarrow v$ 21 22

A variable cannot be de-coalesced from a set without de-coalescing its atomic merged-set from the set also. Non-singletons atomic merged-sets have to be represented somehow. For ϕ -functions, the trick is again to use the ϕ -function itself as a placeholder for its set of local virtual variables: the pinning of the virtual variables is represented through the pinning of the corresponding ϕ -function. As a consequence, any ϕ -function will be pinned to all its non-split operands.

Without any virtualization, the process of transforming operand pinning into live range pinning also introduces copies and new local variables pinned together. This systematic copy insertion can also be avoided and managed lazily just as for ϕ -nodes isolation. We do not address this aspect of the virtualization here: to simplify we consider any operand pinning to be either ignored (handled by register allocation) or expressed as live range pinning.

Sequentialization of parallel copies

During the whole algorithm, we treat the copies placed at a given program point as *parallel copies*, which are indeed the semantics of ϕ -functions. This gives several benefits: a simpler implementation, in particular for defining and updating liveness sets, a more symmetric implementation, and fewer constraints for the

Algorithm 21.5: Process (de-coalescing) a virtual variable

ı F	unction DeCoalesce_virtual(Phi, B : v, Phi', u)							
2	if $Phi' \neq \perp \land V(\text{operand_from_B}(Phi')) \neq V(a')$ then \triangleright Interference							
3	uncolor atomic-merged-set(Phi)							
4	return							
5	while $(u \neq \bot) \land (\neg (u \text{ dominates } B) \lor \neg \text{colored}(u))$ do							
6	$ u \leftarrow u.idom$							
7	$v.idom \leftarrow u;$							
8	<i>v</i> .eanc $\leftarrow \bot$; <i>cur_anc</i> $\leftarrow u$							
9	while $cur_anc \neq \perp \mathbf{do}$							
10	while $cur_anc \neq \bot \land \neg(colored(cur_anc) \land cur_anc.islive(out(B)))$ do							
11	$cur_anc \leftarrow cur_anc.eanc$							
12	if $cur_anc \neq \bot$ then \triangleright interference							
13	if preferable to uncolor <i>Phi</i> then							
14	uncolor atomic-merged-set(Phi)							
15	break							
16	else							
17	uncolor atomic-merged-set(<i>cur_anc</i>)							
18	$cur_anc \leftarrow cur_anc.eanc$							

coalescer. However, at the end of the process, we need to go back to standard code, i.e., write the final copies in some sequential order.

As explained in Section 3.2 (Algorithm 3.6) the sequentialization of a parallel copy can be done using a simple traversal of a windmill farm shaped graph from the tip of the blades to the wheels. Algorithm 21.6 emulates a traversal of this graph (without building it), allowing to overwrite a variable as soon as it is saved in some other variable.

When a variable a is copied in a variable b, the algorithm remembers b as the last location where the initial value of a is available. This information is stored into loc(a). The initial value that must be copied into b is stored in pred(b). The initialization consists in identifying the variables whose values are not needed (tree leaves), which are stored in the list ready. The list to_do contains the destination of all copies to be treated. Copies are first treated by considering leaves (while loop on the list ready). Then, the to_do list is considered, ignoring copies that have already been treated, possibly breaking a circuit with no duplication, thanks to an extra copy into the fresh variable n.

21.4 Further readings

SSA destruction was first addressed by Cytron et al. [94] who propose to simply replace each ϕ -function by copies in the predecessor basic block. Although this

.

Algorithm 21.6: Parallel copy sequentialization algorithm

_						
	Data: Set <i>P</i> of parallel copies of the form $a \mapsto b$, $a \neq b$, one extra fresh variable <i>n</i>					
	Output: List of copies in sequential order					
1	ready \leftarrow []; to_do \leftarrow []; pred(n) $\leftarrow \perp$					
2	forall $(a \mapsto b) \in P$ do					
3	$\lfloor \operatorname{loc}(b) \leftarrow \bot$; pred(a) $\leftarrow \bot$ \triangleright initialization					
4	forall $(a \mapsto b) \in P$ do					
5	$ loc(a) \leftarrow a$ \triangleright needed and not copied yet					
6	$pred(b) \leftarrow a$ \triangleright (unique) predecessor					
7	to_do.push(b) \triangleright copy into b to be done					
8	forall $(a \mapsto b) \in P$ do					
9	if $loc(b) = \bot$ then ready.push(b) $\triangleright b$ is not used and can be overwritten					
10						
11	while to_do \neq [] do					
12	while ready \neq [] do					
13	$b \leftarrow \text{ready.pop}()$ \triangleright <i>pick a free location</i>					
14	$a \leftarrow \operatorname{pred}(b); c \leftarrow \operatorname{loc}(a)$ \triangleright available in c					
15	$emit_copy(c \mapsto b) \qquad \qquad \triangleright generate the copy$					
16	$loc(a) \leftarrow b$ \triangleright now, available in b					
17	if $a = c$ and pred $(a) \neq \bot$ then ready.push(a) \triangleright <i>just copied, can be overwritten</i>					
18						
19	$b \leftarrow to_do.pop()$ \triangleright look for remaining copy					
20	if $b = loc(pred(b))$ then					
21	$ emit_copy(b \mapsto n) > break circuit with copy$					
22	$loc(b) \leftarrow n$ \triangleright now, available in n					
23	$ready.push(b) > b \ can \ be \ over written$					

naive translation seems, at first sight, correct, Briggs et al. [54] pointed subtle errors due to parallel copies and/or critical edges in the control-flow graph. Two typical situations are identified, namely the "lost copy problem" and the "swap problem". The first solution, both simple and correct, was proposed by Sreedhar et al. [277]. They address the associated problem of coalescing and describe three solutions. The first one, consists in three steps: (a) translate SSA into CSSA, by isolating ϕ -functions; (b) eliminate redundant copies; (c) eliminate ϕ -functions and leave CSSA. The third solution that turns out to be nothing else than the first solution that would virtualizes the isolation of ϕ -functions shows to introduce fewer copies. The reason for that, identified by Boissinot et al., is due to the fact that in the presence of many copies the code contains many intersecting variables that do not actually interfere. Boissinot et al. [41] revisited Sreedhar et al.'s approach in the light of this remark and proposed the value based interference described in this chapter.

The ultimate notion of interference was discussed by Chaitin et al. [65] in the context of register allocation. They proposed a simple conservative test: *two variables interfere if one is live at a definition point of the other and this definition is not a copy between the two variables.* This interference notion is the most commonly used, see for example how the interference graph is computed in [12]. Still they noticed that, with this conservative interference definition, after coalescing some variables the interference graph has to be updated or rebuilt. A counting mechanism to update the interference graph was proposed, but it was considered to be too space consuming. Recomputing it from time to time was preferred [65, 64].

The value-based technique described here can also obviously be used in the context of register allocation even if the code is not under SSA form. The notion of value may be approximated using data-flow analysis on specific lattices [8] and under SSA form simple global value numbering [258] can be used.

Leung and George [190] addressed SSA destruction for machine code. Register renaming constraints, such as calling conventions or dedicated registers, are treated with pinned variables. Simple data-flow analysis scheme is used to place repairing copies. By revisiting this approach to address the coalescing of copies Rastello et al. [249] pointed out and fixed a few errors present in the original algorithm. While being very efficient in minimizing the introduced copies, this algorithm is quite complicated to implement and not suited for just in time compilation.

The first technique to address speed and memory footprint was proposed by Budimlić et al. [58]. It proposes the de-coalescing technique, revisited in this chapter, that exploits the underlying tree structure of dominance relation between variables of the same merged-set.

Last, this chapter describes a fast sequentialization algorithm that requires the minimum number of copies. A similar algorithm has already been proposed by C. May [204].

CHAPTER 22

Register AllocationF. BouchezS. HackF. Rastello

Register allocation maps the variables of a program to physical memory locations. The compiler determines the location for each variable and each program point. Ideally, as many operations as possible should draw their operands from processor registers without loading them from memory beforehand. Due to the large latency of the memory hierarchy, register allocation is one of the most important optimizations in a compiler. As there is only a small number of registers available in a CPU (with usual values ranging from 8 to 128), it is usually not possible to only use registers, and the task of register allocation is also to decide which variables should be evicted from registers and at which program points to store and load them from memory (spilling).

Furthermore, register allocation has to remove spurious copy operations (copy coalescing) inserted by previous phases in the compilation process, and to deal with allocation restrictions that the instruction set architecture and the runtime system impose (register targeting). Classical register allocation algorithms address those different issues with either complex and sometimes expensive schemes (usually graph-based), or simpler and faster (but less efficient) algorithms such as linear-scan.

The goal of this Chapter is to illustrate how SSA form can help in designing both simpler and faster schemes with similar or even better quality than the most complex existing ones.

22	Register Allocation-	(F Rouchez	S	Hack	F	Rastello)
22	negister mocation	(1. Doucnez,	υ.	mach,	1.1	(usiciio)

22.1 Introduction

Let us first review the basics of register allocation, to help us understand the choices made by graph-based and linear-scan style allocations.

Register allocation is usually performed per procedure. In each procedure, a liveness analysis (see Chapter **??**) determines for each variable the program points where the variable is alive. The set of all program points where a variable is alive is called the *live-range* of the variable, and all along this live-range, storage needs to be allocated for that variable, ideally a register. When two variables "exist" at the same time, they are conflicting for resources, i.e., they cannot reside in the same location.

This resource conflict of two variables is called *interference* and is usually defined via liveness: two variables interfere if (and only if) there exists a program point where they are simultaneously alive, i.e., their live-ranges intersect.¹ It represents the fact that those two variables cannot share the same register. For instance, in Figure 22.1, variables *a* and *b* interfere as *a* is alive at the definition of *b*.

22.1.1 Questions for register allocators

There are multiple questions that arise at that point that a register allocator has to answer:

- Are there enough registers for all my variables? (spill test)
- If yes, how do I choose which register to assign to which variable? (*assignment*)
- If no, how do I choose which variables to spill to memory? (spilling)


Without going into the details, let us see how linear-scan and graph-based allocators handle these questions. Figure 22.1 will be used in the next paragraphs to illustrate how these allocators work.


Linear-scan

The linear-scan principle is to consider that a procedure is a long basic block and hence live-ranges are approximated as intervals. For instance, the procedure shown on Figure 22.1b is viewed as the straight-line code of Figure 22.1a. The algorithm then proceeds in scanning the block from top to bottom. When

¹ This definition of interference by liveness is an over-approximation (see Section 2.6 of Chapter **??**), and there are refined definitions that create less interferences (see Chapter 21). However, in this chapter we will restrict ourselves to this definition and assume that two interfering variables cannot be assigned the same register.

22.1 Introduction





encountering the definition of a variable (i.e., the beginning of a live-range), we check if some registers are free (*spill test*). If yes, we pick one to assign the variable to (*assignment*). If no, we choose from the set of currently live variables the one that has the farthest use and spill it (*spilling*). When we encounter the end of its live-range (e.g., a last use), we free the register it was assigned to.

Graph-based

Graph-based allocators, such as the "Iterated Register Coalescing" allocator (IRC), represent interferences of variables as an undirected *interference graph*: the nodes are the variables of the program, and two nodes are connected if they interfere, i.e., if their live-range intersect. For instance, Figure 22.1c shows the interference graph of the code example presented in Figure 22.1b. In this model, two neighbouring nodes must be assigned different registers, so the assignment of variables to registers amounts to *coloring* the graph—two neighbouring nodes must have a different color—using at most *R* colors, the number of registers.²

Here, the allocator will try to color the graph, if it succeeds (*spill test*), then the coloration represents a valid assignment of registers to variables (*assignment*). If not, the allocator will choose some nodes (usually the ones with the highest number of neighbours) and remove them from the graph by storing the corresponding variables in memory (*spilling*).

² Hence the terms "register" and "color" will be used interchangeably in this chapter.

Comparison

Linear-scan is a very fast allocator that works directly on the procedure. In its model, its spill test is exact and its spill minimizes the amount of loads and store. However, the model itself is very imprecise as procedures generally are not just straight-line codes but involve complex flow structures such as if-conditions and loops. In this model, the live-ranges are artificially longer so produce more interferences than there actually are.

On the other hand, a graph-based allocator has a much more precise notion of interference. Unfortunately, graph k-coloring is known to be an NP-complete problem, and the interference graphs of programs are arbitrary. What causes this are precisely the complex control-flow structure as these creates cycles in the interference graph. This means the allocator will use heuristics to color, and will base its spill decisions on this heuristic.

Let us look again at the example Figure 22.1, that presents a very simple code with an if-condition. There are two initial variables a and b that end in the branches, and two variables x and y are defined in those branches, as well as a variable p that is always live. Linear scan would decide it needs five registers (spill test), as the live ranges of all variables are artificially increased: for instance, a is marked alive all along the left branch even though in is never used there. IRC would create the graph on the right, which presents a 4-clique (a complete sub-graph of size 4: with variables a, b, p, and x), hence would require at least 4 colors. This simple graph would actually be easily 4-colorable with a heuristic, hence the spill test would succeed with four registers.

Still, one could remark that at each point of the procedure, only three variables are alive at the same time. But since x interferes with b on the left branch, and with a on the right branch, it is impossible to use only three registers.

In conclusion, linear-scan allocators are faster, and graph coloring ones have better results in practice, but both approaches have an inexact spill test: linearscan has artificial interferences, and graph coloring uses a coloring heuristic. Moreover, both require variables to be assigned to *exactly one register* for all their live range. This means both allocators will potentially spill more variables than strictly necessary, and we will see how SSA can help with this problem.

22.1.2 Maxlive and variable splitting

The number of simultaneously alive variables at a program point is called the *register pressure* at that program point. The maximum register pressure over all program points in a procedure is called the register pressure of that procedure, or "Maxlive." One can observe that Maxlive expresses the *minimum* number of required registers for a spill-free register assignment, i.e., an allocation that does not require memory. For instance, in Figure 22.1, Maxlive = 3 so a minimum number of 3 registers is required. For a straight-line code (basic block), Maxlive

22.1 Introduction




Fig. 22.2 Splitting variable *x* in the previous example breaks the interference between *x* and *a*. Now only 3 registers are required. SSA introduces splitting that guarantees Maxlive registers are enough.

constitutes also a *sufficient number of registers*. But in general, a procedure might require *more than* Maxlive *registers* to be spill-free, indeed, we have seen that the code example actually requires 4 registers, because of the *a*, *b*, *p*, *x* clique of interferences.

This situation changes if we permit *live-range splitting*. This means inserting a copy (move) instruction at a program point that creates a new version of a variable. Thus, the value of a variable is allowed to reside in different registers at different times. For instance, in Figure 22.1b, we can split x in the right branch by changing the definition to x' and using a copy $x \leftarrow x'$ at the end of the block, producing the code shown on Figure 22.2a. It means the node x in the graph is split into two nodes, x and x'. Those nodes don't interfere, and also interfere differently with the other variables: Now, x can use the same register as a because only x' interferes with a. Conversely, x' can use the same register as b, because only x interferes with b. In this version, we only need Maxlive = 3 registers, which means that, if the number of registers was tight, we have traded a spill (here one store and one load) for one move, which is an excellent bargain.

This interplay between live-range splitting and colorability is the key issue in register allocation, and we will see in the remainder of this chapter how SSA, which creates live-range splitting at particular locations, can play a role in register allocation.

22.1.3 The spill test under SSA

As already mentioned in Section 2.3 of Chapter **??**, the live-ranges in an SSA form program with dominance property have interesting structural properties: In that flavor, SSA requires that all uses of a variable are dominated by its definition. Hence, the whole live-range is dominated by the definition of the variable. Dominance, however, induces a tree on the control-flow graph. Thus, the live-ranges of SSA variables are all tree-shaped. They can branch downwards on the dominance tree but have a single root: the program point where the variable is defined. Hence a situation like in Figure 22.1 can no longer occur: *x* and *y* had two "roots" because they were defined twice. Under SSA form, the live-ranges of those variables are split by ϕ -functions, which creates the code shown on Figure 22.2b, where we can see that live-ranges form a "tree." The argument and result variables of the ϕ -functions constitute new live-ranges, giving more freedom to the register allocator since they can be assigned to different registers.

This structural property is interesting as we can now perform exact polynomial coloring schemes that work both for graph-based and linear-style allocators.

Graph-based

Graph-based allocators such as the IRC mentioned above use a *simplification scheme*, that works quite well in practice but is a heuristic for coloring general graphs. Interestingly, under SSA, the interference graph becomes a chordal graph, which means the simplification scheme will always manage to color the graph with Maxlive colors. Thus the same classical algorithm can be used without any modification, and now becomes an exact spill test.

Tree-scan (linear-style)

Under SSA, the live-ranges are intervals that can "branch," but never "join." This allows for a simple generalization of the linear-scan mentioned above that we call the *tree-scan*, and always succeeds in coloring the tree-shaped live-ranges with Maxlive colors. This greedy assignment scans the dominance tree, coloring the variables from the root to the leaves in a top-down order. This means the variables are simply colored in the order of their definitions. This works because branches of the tree are independent, so coloring one will not add constraints on other parts of the tree, contrary to the general non-SSA case where there are cycles.

The pseudo-code of the tree scan is shown in Algorithm 22.1. Intuitively, when the scanning arrives at the definition of a variable, the only colored variables are "above" it and since there is at most Maxlive -1 other variables live at the definition, there is always a free color.

Algorithm 22.1: Tree scan						
	Input: <i>T</i> , program points in order of the dominance tree					
0	Dutput: color, an assignment of live-ranges to reg	gisters				
ı F	1 Function <i>assign_color</i> (<i>p</i> , <i>available</i>)					
2	foreach <i>v</i> last use at <i>p</i> do					
3	available[color(v)] \leftarrow True	▷ colors not used anymore				
4	foreach v defined at p do					
5	$c \leftarrow \text{choose_color}(v, \text{available})$	▷ pick one of the available colors				
6	available[c] \leftarrow False					
7	$ color(v) \leftarrow c $					
8	foreach child p' of p do					
9	$\ \ \ \ \ \ \ \ \ \ \ \ \ $					
10 a	L assign_color(root(T), [True, True ,, True])					
	11 return color					

Conclusion

The direct consequence is that, as opposed to general form programs, and whether we consider graph-based or scan-based allocators, the only case where spilling is required is when Maxlive > R, the number of registers. This allows to decouple spilling from coloring: First, lower the register pressure to at most R everywhere in the program; Then, color the interference graph with R colors in polynomial time.

22.2 Spilling

We have seen previously that, under SSA, it is easy to decide in polynomial time whether there is enough registers or not, simply by checking if Maxlive $\leq R$, the number of registers. The goal of this section is to present algorithms that will lower the register pressure when it is too high, i.e., when Maxlive > R, by *spilling* (assigning) some variables to memory.

Spilling has a different meaning depending on the type of allocator used. For a scan-based allocator, the spilling decision happens when we are at a particular program point. Although it is actually a bit more complex, the idea when spilling a variable v is that we insert a store at that point, and a load just before its next use, hence we are spilling only a part of the live-range. On the other end, a graph-based allocator has no notion of program points since the interferences have been combined in an abstract structure: the interference graph. In the graph-coloring setting, spilling means removing a node of the interference graph and thus the *entire* live-range of a variable. This is a called a *spill everywhere* strategy, which implies inserting load instructions in front of every use and store

instructions after each definition of the (non-SSA) variables. These loads and stores require temporary variables that were not present in the initial graph. Those variables also need to be assigned to registers, which means that whenever the spilling/coloring is done, the interference graph is rebuilt and a new pass of allocation is triggered, until no variable is spilled anymore: this is where the "Iterated" comes from in the IRC name. In practice, a post-pass of a graph coloring scheme scans each basic block separately, so as to, whenever possible, keep a reloaded variable in a register between multiple uses.

In this section, we will consider the two approaches: the graph-based approach with a spill-everywhere scheme, and scan-based approach that allows partial live-range spilling. In both cases, we will assume that the program was in SSA before spilling. This is important to notice that there are pros and cons of assuming so. In particular, the inability to coalesce or move the shuffle code associated to ϕ -functions can lead to spurious load and store instructions on CFG-edges. Luckily, these can be handled by a post-pass of partial redundancy elimination (PRE, see Chapter **??**), and we will consider here the spilling phase as a full-fledged SSA program transformation.

Suppose we have *R* registers, the objective is to establish Maxlive $\leq R$ (Maxlive lowering) by inserting loads and stores into the program. Indeed, as stated above, lowering Maxlive to *R* ensures that a register allocation with *R* registers can be found in polynomial time for SSA programs. Thus, spilling should take place before registers are assigned *and* yield a program in SSA form. In such a decoupled register-allocation scheme, the spilling phase is an optimization problem for which we define the following constraints and objective function:

- the *constraints* that describe the universe of possible solutions expresses that the resulting code should be *R*-colorable;
- the *objective function* expresses the fact that the (weighted) amount of inserted loads and stores should be minimized.

The constraints directly reflect the "spill test" which expresses whether more spilling necessary or not. The objective is expressed with the profitability test: among all variables, which one is more profitable to spill? The main implication of spilling in SSA programs is that the spill test—which amounts to checking whether Maxlive has been lowered to *R* or not—becomes precise.

The other related implication of the use of SSA form follows from this observation: consider a variable such that for any program point in its entire live-range the register pressure is at most R, then spilling this variable is useless with regard to the colorability of the code. In other words, spilling such a variable will never be profitable. We will call this yes-or-no criteria, enabled by the use of SSA form, the "usefulness test."

We will see now how to choose, among all "useful" variables (with regard to the colorability), the ones that seem most profitable. In this regard, we present in the next section how SSA allows to better account for the program structure in the spilling decision even in a graph-based allocators, thanks to the enabled capability to decouple spilling (allocation) to coloring (assignment). However,

22.2 Spilling

register allocation under SSA shines the most in a scan-based setting, and we present guidelines to help the spill decisions in such a scheme in Section 22.2.2.

22.2.1 Graph-based approach

In a graph-based allocator such as the IRC, a *spill everywhere* strategy is used, a variable is either spilled completely or not at all, and loads are placed directly in front of uses and stores directly after the definition. When spilled, the live-range of a variable then degenerates into small intervals: one from the definition and the store, and one from each load to its subsequent use. However, even in this simplistic setting, it is NP-complete to find the minimum number of nodes to establish Maxlive $\leq R$. Variables (graph nodes) are spilled greedily using a weight that takes into account its node degree (number of interfering uncolored variables) and an estimated spill cost (estimated execution frequency of inserted loads and stores). Good candidates are high-degree nodes of low spill cost, as this means they will lessen coloring constraints on many nodes—their neighbours—while inserting few spill code.

The node degree represents the profitability of spilling the node in terms of colorability. It is not very precise as it is only a graph property, independent of the control-flow graph. We can improve this criteria by using SSA to add a usefulness tag. We will now show how to build this criteria, and how to update it.

Building the "useful" criteria

We attach to each variable v a "useful" tag, an integer representing the number of program points that would benefit from spilling v, i.e., v.useful expresses the number of program points that belong to the live-range of v and for which the register pressure is strictly greater than R. This information can be built at the same time as the interference graph.

Under SSA, the interference graph is built through a simple *bottom-up traversal* of the CFG. When encountering the last use of a variable p, p is added to the set of currently live variables (live-set) and a corresponding node (that we also call p) is added in the graph. Arriving at the definition of p, it is removed from the current live-set, and we add edges (interferences) to the graph: for all variable v in the live-set, there is an edge ($v \rightarrow p$). Note that, as opposed to standard interference graphs, we consider directed edges here, where the direction represents the dominance. At that point, we also associate the following fields to node p and its interferences:

- *p.pressure*, that corresponds to the number of variable alive at the definition point of *p*, i.e., |live-set|+1;
- (v → p).*high*, a boolean set to true if and only if *p*.*pressure* > *R*, meaning this interference belongs to a clique of size more than *R*.

We then create the "usefulness" field of *p*. If *p*.*pressure* \leq *R*, then *p*.*useful* is set to 0. Otherwise, we do the following:

- *p.useful* is set to 1;
- for all $(v \rightarrow p)$, *v*.*useful* gets incremented by 1.

At the end of the build process, *v.useful* expresses the number of program points that belong to the live-range of *v.var* and for which the register pressure is greater than *R*. More precisely,

 $v.useful = |\{p: (v \to p) \text{ exists } \land p.pressure > R\}|$

With this definition, if v.useful = 0, then it can be considered to be be useless to spill v, as it will not help in reducing the register pressure. If not, it means that v belongs to this number of cliques of size greater than R. Since at least one of the nodes of those cliques must be spilled, spilling v is useful as it would reduce the size of each of those cliques by one. Existing coloring scheme such as the IRC can be modified to use the *useful* tag when making spill decisions, the higher the better.

Updating the "useful" criteria

Whenever a node *n* is spilled (assume only useful nodes are spilled), those additional fields of the interference graph must be updated as follows:

- 1. if *n*.*pressure* > *R*, for all its incoming edges ($v \rightarrow n$), *v*.*useful* is decremented by one;
- 2. for all its successors p such that $(n \rightarrow p)$.high = True, p.pressure is decremented by one; if, following this decrement, p. $pressure \le R$, then for all the incoming edges (v, p) of p, v.useful is decremented by one.

Thoughts on graph-based spilling

In an existing graph-based allocation, SSA can bring information to better help the allocator in making its spill decisions. However, with the spilling and coloring fully decoupled, encoding the information using a graph does not seem as pertinent. Moreover, formulations like *spill everywhere* are often not appropriate for practical purposes, as putting the whole live-range to memory is too simplistic. A variable might be spilled because at some program point the pressure is too high, however, if that same variable is later used in a loop where the register pressure is low, a spill everywhere will place a superfluous (and costly!) load in that loop. Spill everywhere approaches try to minimize this behavior by adding costs to variables, to make the spilling of such a variable less likely. These bring in a flow-insensitive information that a variable reside in a frequently executed area, but such approximations are often too coarse to give good performances. Hence,

22.2 Spilling

it is imperative to cleverly split the live-range of the variable according to the *program structure* and spill only parts of it, which is why we prefer to recommend a scan-based approach of the register allocation under SSA.

22.2.2 Scan-based approach

In the context of a basic block, a simple algorithm that works well is the "furthest first" algorithm that is presented in Algorithm 22.2. The idea is to scan the block from top to bottom: whenever the register pressure is too high, we will spill the variable whose next use is the furthest away, and it is spilled only *up to this next use*. In the *evict* function of Algorithm 22.2, this correspond to maximizing distance_to_next_use_after(p). Spilling this variable frees a register for the longest time, hence diminishing the chances to have to spill other variables later. This algorithm is not optimal because it does not take into account the fact that the first time we spill a variable is more costly than subsequent spills of the same variable (the first time, a store and a load are added, but only a load must be added afterwards). However, the general problem is NP-complete, and this heuristic, although it may produce more stores than necessary, gives good results on "straight-line codes," i.e., basic blocks.

We now present an algorithm that extends this "furthest first" algorithm to general control-flow graphs. The idea is to scan the CFG using a topological order and greedily evict sub live-ranges whenever the register pressure is too high. There are two main issues:

- Generalize the priority function distance_to_next_use_after to a general CFG;
- 2. Find a way to initialize the "in_regs" set when starting to scan a basic block, in the situation where predecessor basic blocks have not been processed yet (e.g., at the entry of a loop).

Profitability to Spill

To illustrate the generalization of the further-first priority strategy to a CFG, let us consider the example of Figure 22.3. In this figure, the $\frac{1}{2} + n$ sign denotes regions with (high) register pressure of R + n. At program point p_0 , register pressure is too high by one variable (suppose there are other hidden variables that we do not want to spill). We have two candidates for spilling: x and y, and the classical furthest first criteria would depend on which branch is chosen:

• If the left branch is taken, and consider the execution trace $(AB^{100}C)$. In this branch, the next use of *y* appears in a loop, while the next use of *x* appears way further, after the loop has fully executed. It is clearly considered to be more profitable to evict variable *x* (at distance 101).

Input: *B*, the basic block to process **Input:** in_regs, the set of variables in registers at entry of *B* 1 **foreach** program point *p* in *B* from top to bottom **do** \triangleright uses of v must be in a register before p protected $\leftarrow \emptyset$ 2 foreach v used at p do 3 4 if $v \notin in_regs$ then insert a load of v from memory just before p5 add v to in_regs 6 add v to protected 7 evict(p, in_regs, in_mem, protected) \triangleright need space for vars loaded at p 8 **foreach** *v* last use at *p* **do** 9 remove *v* from in_regs 10 protected $\leftarrow \emptyset$ 11 **foreach** *v* defined at *p* **do** 12 add v to in_regs 13 add v to protected 14 evict(*p*, in_regs, in_mem, protected) \triangleright need space for vars defined at p 15 16 **Function** *evict* (*p*, *in_regs*, *in_mem*, *protected*) ▷ remove variables from registers until there are enough registers while $|in_regs| > R$ do 17 let $v \in (\text{in}_{\text{regs}} \setminus \text{protected})$ with maximum $v.\text{distance}_{\text{to}_{\text{next}}_{\text{use}_{\text{after}}}(p)$ 18 if $v \notin in_mem$ then 19 insert a store of v to memory just before p20 21 add v to in_mem remove v from in_regs 22

Algorithm 22.2: Furthest First spilling algorithm for straight-line code

• If the right branch is taken, and consider the execution trace (*AD*). In that case, this is variable *y* has the further use (at distance 2) so we would evict variable *y*.

Looking at the example as a whole, we see that the left branch is not under pressure, so spilling *x* would only help for program point p_0 , and one would need to spill another variable in block *D* (*x* is used at the beginning of *D*), hence it would be preferable to evict variable *y*.

On the other hand, modifying a little bit the example by assuming a high register pressure within the loop at program point p_1 (by introducing other variables), then evicting variable x would be preferred in order to avoid a load and store in a loop!

This dictates the following remarks:

- 1. Program points with low register pressure can be ignored.
- 2. Program points within loops, or more generally with higher execution frequency should account in the computation of the "distance" more than program points with lower execution frequency.

22.2 Spilling






Fig. 22.3 Generalization of distance_to_next_use_after for a CFG. Illustrating example.

So we will replace the notion of "distance" in the furthest first algorithm with a notion of "profitability," i.e., a measure of the number of program points (weighted by frequency) that would benefit from the spilling of a variable v.

Definition 6 (Spill profitability from p). Let p be a program point and v a variable live at p. Let v.HP(p) (High-Pressure) be the set of all program points q such that: 1. register pressure at q is strictly greater than R; 2. v is alive at q; 3. there exists a path from p to q that does not contain any use or definition of v. Then,

$$\texttt{v.spill_profitability}(p) \!=\! \sum_{q \in v. \texttt{HP}(p)} \! q. \texttt{frequency}$$

There is a important subtlety concerning the set of points in v.HP(p), that is dependent on the instruction set architecture and the way spill code is inserted. Consider in our example the set $x.\text{HP}(p_0)$, i.e., the set of high-pressure points that would benefit from the spilling of x at point p_0 . The question is the following: " does the point p_3 (just before the instruction using x) belong to this set?" If the architecture can have an operand in memory, p_3 belongs to the set; However, if the architecture requires an operand to be loaded in a register before its use, then x would be reloaded at p_3 so this point would not benefit from the spilling of x and p_3 must be excluded from $x.\text{HP}(p_0)$.

Let us see how the profitability applies to our running example with two scenarios: low-pressure and high-pressure in the *B* loop.

Loop B	Low-pressure High-pressure		
$x.HP(p_0)$	$\{p_0\}$	$\{p_0, p_1\}$	
$y.$ HP (p_0)	$\{p_0, p_3\}$	$\{p_0, p_3\}$	
$x.\texttt{spill_profitability}(p_0)$	1	51	
$y.\texttt{spill_profitability}(p_0)$	1.5	1.5	

In the first case, we would evict y, in the second, we would evict x (plus another variable later, when arriving at p_3), which is the behaviour we wanted in the first place.

Initial Register Filling at the Beginning of a Basic Block

For each visited basic block *B*, the set of variables that must reside in a register is stored in *B*.in_regs. For each basic block, the initial value of this set has to be computed before we start processing it. The heuristic for computing this set is different for a "regular" basic block and for a loop entry. For a regular basic block, as we assume a topological order traversal of the CFG, all its predecessors will have been processed. Live-in variables fall into three sets:

1. The ones that are available in all predecessor basic blocks:

$$B.allpreds_in_regs = \bigcap_{P \in pred(B)} P.in_regs$$

2. The ones that are available in some of the predecessor basic blocks:

$$B.somepreds_in_regs = \bigcup_{P \in pred(B)} P.in_regs$$

3. The ones that are available in none of them.

As detailed in Algorithm 22.3, *B*.in_regs is initialized with *B*.allpreds_in_regs plus, as space allows, elements of *B*.somepreds_in_regs sorted in decreasing order of their spill_profitability metric. Note that this will add shuffle code (here, loads) on the previous basic blocks, or on the corresponding incoming edges that are critical. In practice, this can be handled in a post-pass, in a similar fashion as during the SSA destruction presented in Chapter **??**: indeed, lowering the ϕ -functions will create shuffle code that must be executed prior to entering the basic block.

Algorithm 22.3: Initial value of *B*.in_regs for a regular basic block

- 2 somepreds_in_regs $\leftarrow \bigcup_{P \in \text{pred}(B)} P.in_regs$
- $3 B.in_regs \leftarrow allpreds_in_regs$
- 4 while $|B.in_{regs}| < R$ and $|some preds_in_{regs}| > |B.in_{regs}| do$
- 5 | let $v \in (\text{somepreds_in_regs} \setminus B.\text{in_regs})$ with mininum $v.\text{spill_profitability}(B.\text{entry})$
- 6 add v to $B.in_{regs}$

For a basic block at the entry of a loop, as illustrated by the example of Figure 22.4, one do not want to account for allocation on predecessor basic block,

Input: *B*, the basic block to process

¹ allpreds_in_regs $\leftarrow \bigcap_{P \in \text{pred}(B)} P.\text{in}_regs$




Fig. 22.4 Initial values of B.in_regs at loop entry. Illustrating examples.

but start from scratch instead. Assume the first basic block has already been processed and one wants to compute *B*.in_regs:

- 1. Example (a): even if at the end of the predecessor basic block, x is not available in a register, one wants to insert a reload of x at p_1 , i.e., include x in *B*.in_regs. Not doing so would involve a reload at every iteration of the loop at p_2 .
- 2. Example (b): Even if at the entry of the loop, x is available in a register, one wants to spill it and restore at p_2 so as to lower the register pressure that is too high within the loop. This means excluding x from B.in_regs.

This leads to Algorithm 22.4 where *B*.livein represents the set of live-in variables of *B* and *L*.Maxlive is the maximal register pressure in the whole loop *L*. Init_inregs first fills *B*.in_regs with live-in variables that are used within the loop *L*. Then, we fill with live-through variables, but only those that can survive the loop: if *L*.Maxlive > *R*, then *L*.Maxlive - *R* variables will have to be spilled (hopefully some live-through variables); so no more than |B.livein| - (L.Maxlive - R) are allocated to a register at the entry of *B*.

Algorithm 22.4: Initial value of *B*.in_regs at the entry of a loop *L*

```
1 B.in\_regs \leftarrow \emptyset

2 while

|B.in\_regs| < R and

3 |B.livein| > |B.in\_regs| and

|B.in\_regs| < R + |B.livein| - L.Maxlive

4 do

5 | let v \in (B.livein \setminus B.in\_regs) with minimum v.spill\_profitability(B.entry)

6 | add v to B.in\_regs
```

Putting all Together

The overall algorithm for spilling comprises several phases: First, we pre-compute both liveness and profitability metrics; Then we traverse the CCFG in topological order, and each basic block is scanned using initial value of *B*.in_regs as explained above. During this phase, we maintain the sets of live-variables available in register and in memory at basic block boundaries. The last phase of the algorithms handles the insertion of shuffle code (loads and store) where need.³

22.3 Coloring and coalescing

We advocate here a decoupled register allocation: First, lower the register pressure so that Maxlive $\leq R$; Second, assign variable to registers. Live-range splitting ensures that, after the first phase is done, no more spilling will be required as R will be sufficient, possibly at the cost of inserting register-to-register copies. This is practical for instance when working on an existing compiler that uses a classical register allocation algorithm, for instance, the IRC.

For instance, a solution could be to insert a copy for every variable at every basic block boundary, then linear scan would be able to color each basic block independently. However, this would add a lot of copies.

Minimal SSA form (see Chapter **??**) has this nice property for us that it provides sufficient live-range splitting: the insertion of ϕ -functions effectively splits variable just enough so that a greedy tree-scan coloring scheme can assign variable to register without more spilling.

We already mentioned in Section 22.1.3 that the well-known "Iterated Register Coalescing" (IRC) allocation scheme, which uses a simplification scheme can take advantage of the SSA form property. We will show here that, indeed, the underlying structural property makes a graph coloring simplification scheme (recalled below) an "optimal" scheme. This is especially important because, besides minimizing the amount of spill code, the second objective of register allocation is to perform a "good coalescing," i.e., try to minimize the amount of register-to-register copies: a decoupled approach is practically viable if the coalescing phase is effective in merging most of the live-ranges, introduced by the splitting from SSA, by assigning live-ranges linked by copies to the same register.

In this section, we will first present the traditional graph coloring heuristic, based on a simplification scheme, and show how it successfully colors programs under SSA form. We will then explain in greater details the purpose of coalescing, and how it translates when performed on SSA form program. Finally we will show how to extend the graph-based (from IRC) and the scan-based (of Algorithm 22.1) greedy coloring schemes to perform efficient coalescing.

³ Again, how to do this is already discussed in Chapter **??**, which deals with SSA destruction.

22.3.1 Greedy coloring scheme

In traditional graph coloring register allocation algorithms, the assignment of registers to variables is done by coloring the interference graph using a greedy heuristic called a simplification scheme. This scheme is based on the observation that, given R colors—representing the registers—, if a node in the graph has at most R-1 neighbors, there will always be one color available for this node whatever colors the remaining nodes have. Such a node can be *simplified*, i.e., removed from the graph and placed on a stack. This process can be iterated with the remaining nodes, whose degree may have decreased (if the simplified node was one of their neighbors). If the graph becomes empty, we know it is possible to color the graph with R colors, by assigning colors to nodes in the reverse order of their simplification, i.e., popping nodes from the stack and assigning them one available color. This is always possible since they have at most R-1 colored neighbors. We call the whole process the greedy coloring scheme. Its first phase, whose goal is to eliminate nodes from the graph to create the stack is presented in Algorithm 22.5, while the second phase, which assigns variables to registers, is presented in Algorithm 22.6.

Algorithm 22.5: Greedy simplification scheme used by the greedy coloring scheme to create the stack. If this stage succeeds, the graph is said to be greedy-*R*-colorable.

<u> </u>						
Input: $G = (V, E)$ an undirected graph						
Input: <i>R</i> : number of colors (registers)						
Input: For each vertex v , degree[v], the number of neighbours in G						
1 Function Simplify(G)						
2 stack $\leftarrow \emptyset$						
3 worklist $\leftarrow \{v \in V \mid \text{degree}[v] < R\}$						
4 while worklist $\neq \emptyset$ do						
5 let $v \in \text{worklist}$						
6 foreach w neighbour of v do						
7 degree[w] \leftarrow degree[w]-1						
8 if degree[w] = $R-1$ then						
9 add w to worklist						
10 push <i>v</i> on stack						
11 remove v from worklist						
12remove v from V \triangleright Remove v from the graph						
$if V \neq \emptyset$ then						
4 Failure "The graph is not simplifiable"						
15 return stack						

The greedy scheme is a coloring heuristic for general graphs, and as such, it can get stuck; it happens whenever all remaining nodes have degree at least R. In that case, we do not know whether the graph is R-colorable or not. In

331

simplify greedy coloring scheme

greed	ly-l	k -	col	loi	ral	bl	е
-------	------	-----	-----	-----	-----	----	---

Algorithm 22.6: Greedy coloring assignment used in the greedy coloring scheme. The stack is the output of the Simplify function described in Algorithm 22.5.

1 Function Assign_colors(G)								
2	available \leftarrow new array of size R, with initialized values to True							
3	3 while stack $\neq \emptyset$ do							
4	$v \leftarrow \text{pop stack}$							
5	foreach neighbor <i>w</i> in <i>G</i> do							
6	available[color(w)] \leftarrow False	▷ color already used by neighbor						
7	foreach color c do							
8	if available[c] then							
9	$\[col \leftarrow c \]$							
10	available[c] = True	▷ prepare for next round						
11	$\operatorname{color}(v) \leftarrow \operatorname{col}$							
12	add v to G							
1	_							

traditional register allocation, this is the trigger for spilling some variables so as to unstuck the simplification process. However, under the SSA form, if spilling has already been done so that the maximum register pressure is at most R, the greedy coloring scheme can never get stuck! We will not formally prove this fact here but will nevertheless try to give insight as to why this is true.

The key to understanding that property is to picture the dominance-tree, with live-ranges are sub-trees of this tree, such as the one on Figure 22.2b. At the end of each dangling branch there is a "leaf" variable: the one that is defined last in this branch. These are the variables y_1 , y_2 , y_3 and x_3 on Figure 22.2b. We can visually see that this variable will not have many intersecting variables: those are the variables alive at its definition point, i.e., no more than Maxlive – 1, hence less that R - 1. On Figure 22.2b, with Maxlive = 3 we see that each of them has no more than two neighbors.

Considering again the greedy scheme, this means each of them is a candidate for simplification. Once removed, another variable will become the new leaf of that particular branch (e.g., x_1 if y_1 is simplified). This means simplification can always happens at the end of the branches of the dominance tree, and the simplification process can progress upwards until the whole tree is simplified.

In terms of graph theory, the general problem is knowing whether a graph is k-colorable or not. Here, we can define a new class of graph that contains the graphs colorable with this simplification scheme.

Definition 7. A graph is greedy-k-colorable if it can be simplified using the simplify function of Algorithm 22.5.^{*}

We then have the following theorem:

Theorem 1. Setting k = Maxlive, the interference graph of a code under SSA form is always greedy-k-colorable.

22.3 Coloring and coalescing

This tells us that, if we are under SSA form and the spilling has already been done so that Maxlive $\leq R$, the classical greedy coloring scheme is *guaranteed* to perform register allocation with *R* colors without any additional spilling, as the graph is greedy-*R*-colorable.⁴

coalescing move instruction

22.3.2 Coalescing under SSA form

The goal of *coalescing* is to minimize the number of register-to-register *move* instructions in the final code. In a graph-based allocation approach where the color everywhere strategy is applied, each node of the interference graph corresponds to a unique variable which will be allocated to a register along its entire live-range. Coalescing two nodes, or by extension coalescing the two corresponding variables, means merging the nodes in the graph, thus imposing allocating the same register to those variables. Any copy instruction between those two variables becomes useless and can be safely removed.

This way, coalescing, when done during the register allocation phase, is used to minimize the amount of register-to-register move in the final code. While there may not be so many such copies at the high-level (e.g., instructions " $a \leftarrow b$ ")— especially after a phase of copy propagation under SSA (see Chapter **??**)—, many such instructions are added in different compiler phases by the time compilation reaches the register allocation phase. For instance, adding copies is a common way to deal with register constraints (see the practical discussion in Section 22.4).

An even more obvious and unavoidable reason in our case is the presence of ϕ -functions due to the SSA form: The semantic of a ϕ -function corresponds to parallel copies on incoming edges of basic blocks, and destructing SSA i.e., getting rid of ϕ -functions that are not machine instructions, is done through the insertion of copy instructions. It is thus better to assign variables linked by a ϕ -function to the same register, so as to "remove" the associated copies between subscripts of the same variable. As already formalized (see Section 21.2 of Chapter **??**) for the aggressive coalescing scheme, we define a notion of *affinity*, acting as the converse of the relation of interference and expressing how much two variables "want" to share the same register. By adding a metric to this notion, it measures the benefit one could get if the two variables were assigned to the same register: the weight represents how many instructions we would save at execution if the two variables share the same register.

⁴ Observe that, with a program originally under SSA form, practical implementation may still chose to interleave the process of spilling and coalescing/coloring. Result will be unchanged but speed might be impacted: the important is the *idea* of having a coalescing/coloring phase that will not produce more spilling.

334

gree 22.3.3 Graph-based approach

Coalescing comes with several flavors, which can be either aggressive or conservative. Aggressively coalescing an interference graph, means coalescing noninterfering nodes (i.e., constraining the coloring) regardless of the chromatic number of the resulting graph. An aggressive coalescing scheme is presented in Chapter **??**. Conservatively coalescing an interference graph, means coalescing non-interfering nodes without increasing the chromatic number of the graph. In both cases, the objective function is the maximization of satisfied affinities, i.e., the maximization of the number of (weighted) affinities between nodes that have been coalesced together. In the current context, we will focus on the conservative scheme, as we do not want more spilling.

Obviously, because of the reducibility to graph-k-coloring, both coalescing problems are NP-complete. However, graph coloring heuristics such as the Iterated Register Coalescing use incremental coalescing schemes where affinities are considered one after another. Incrementally, for two nodes linked by an affinity, the heuristic will try to determine whether coalescing those two nodes will, with regard to the coloring heuristic, increase the chromatic number of the graph or not. If not, then the two corresponding nodes are (conservatively) coalesced. The IRC considers two conservative coalescing rules that we recall here. Nodes with degree strictly less than R are called *low-degree* nodes (those are simplifiable), while others are called *high-degree* nodes.

- **Briggs** merges *u* and *v* if the resulting node has less than *R* neighbors of high degree. This node can always be simplified after its neighbors low-degree neighbors are simplified, thus the graph remains greedy-*R*-colorable.
- **George** merges u and v if all neighbors of u with high degree are also neighbors of v. After coalescing and once all low-degree neighbors are simplified, one gets a subgraph of the original graph, thus greedy-R-colorable too.

The Iterated Register Coalescing algorithm normally also performs spilling, and includes many phases that are interleaved with coloring and coalescing, called in the literature "freezing," "potential spills," "select," and "actual spill" phases.

A pruned version of the coalescing algorithm used in the IRC can be obtained by removing the freezing mechanism (explained below) and dropping of the spilling part, and is presented in Algorithm 22.7. In this code, both the process of coalescing and simplification are combined. It works as follows:

- 1. Low-degree nodes that are not move-related (no affinities) are simplified as much as possible.
- 2. When no more nodes can be simplified this way, an affinity is chosen. If one of the two rules (Briggs or George) succeeds, the corresponding nodes are merged. If not, the affinity is erased.
- 3. The process iterates (from stage 1) until the graph is empty.

low-degree high-degree **Algorithm 22.7:** Pruned version of the Iterated Register Coalescing, that does not handle spilling but only coloring plus coalescing. It can be used instead of the Simplify function described in Algorithm 22.5, as it also produces a stack useable by the Assign_color function of Algorithm 22.6.

Input: Undirected greedy- <i>R</i> -colorable graph $G = (V, I)$						
Data: R: number of colors						
Data: A: the affinity edges of G						
Data: For all v , degree[v] denotes the number of interfering neighbours of v in G						
Data: For all v , affinities[v] denotes { $(v, w) \in A$ }						
1 Function Simplify_and_Coalesce(G)						
2 stack $\leftarrow \emptyset$						
simplifiable $\leftarrow \{v \in V \mid \text{degree}[v] < R \text{ and affinities}[v] = \emptyset\}$						
4 while $V \neq \emptyset$ do						
5 while simplifiable $\neq \emptyset$ do						
6 let $v \in simplifiable$						
7 push <i>v</i> on stack						
8 remove v from G : update V , I , and simplifiable sets accordingly						
9 let $a = (v, u) \in A$ of highest weight						
verify there is no interference (can happen after other merges)						
if a exists and $a \notin I$ and can_be_coalesced(a) then						
merge u and v into uv						
update V, I, and simplifiable sets accordingly						
13 remove a from A						
14 return stack						

Originally, those rules were used for any graph, not necessarily greedy-*R*-colorable, and with an additional clique of pre-colored nodes—the physical machine registers. With such general graphs, some restrictions on the applicability of those two rules had to be applied when one of the two nodes was a pre-colored one. But in the context of greedy-*R*-colorable graphs, we do not need such restrictions.

However, in practice, those two rules give insufficient results to coalesce the many moves introduced, for example, by a basic out-of-SSA conversion. The main reason is because the decision is too local: it depends on the degree of neighbors only. But these neighbors may have a high degree just because their neighbors are not simplified yet, i.e., the coalescing test may be applied too early in the simplify phase.

This is the reason why the IRC actually iterates: instead of giving up coalescing when the test fails, the affinity is "frozen," i.e., placed in a sleeping list and "awakened" when the degree of one of the nodes implied in the rule changes. Thus, affinities are in general tested several times, and move-related nodes—nodes linked by affinities with other nodes—should not be simplified too early to ensure the affinities get tested.

The advocated scheme, which corresponds to the pseudo-code of Figure **??** and is depicted in Figure 22.5, tries the coalescing of a given affinity only once,

equivalence class

and thus does not require any complex freezing mechanism as done in the original IRC. This is made possible thanks to the following enhancement of the conservative coalescing rule: Recall that the objective of Briggs and George rules is to test whether the coalescing v and u breaks the greedy-R-colorable property of G or not. Testing this property can be done by running function *Simplify*(G) itself! Theoretically, this greatly increases the complexity, as for each affinity, a full simplification process could be potentially performed. However, experience shows that the overhead is somewhat balanced by the magnitude lowering of calls to "can_be_coalesced." This approach still looks quite rough, hence we named it the *Brute* coalescing heuristic. While this is more costly than only using Briggs and George rules, adding this "brute" rule improves the quality of the result, in terms of suppressed move instructions.




Fig. 22.5 Combined coalescing and coloring simplification scheme including Brute-force rule.

22.3.4 Scan-based approach

The most natural way to perform coalescing using a scan-based (linear-scan or tree-scan) approach would be to simply do biased coloring. Consider again the "tree scan" depicted in Algorithm 22.1. Let suppose the current program point p is a move instruction from variable v to v'. The color of v that is freed at line 3 can be reused for v' at line 5. In practice, this extremely local strategy does not work that well for ϕ -functions. Consider as an example variables x_1 , x_2 , and x_3 in the program Figure 22.2b. As there is no specific reason for the greedy allocation to assign the same register to both x_1 and x_2 , when it comes to assigning one to x_3 , the allocator will often be able to only satisfy one of its affinities.

To overcome this limitation, the idea is to use an aggressive pre-coalescing as a pre-pass of our coloring phase. We can use one of the algorithms presented in Chapter 21, but the results of aggressive coalescing should only be kept in a separate structure and *not applied* to the program. The goal of this pre-pass is to put move-related variables into *equivalence classes*. In a classical graph-coloring allocator, the live ranges of the variables in a class are fused. We do not do so but use the classes to bias the coloring. Each equivalence class has a color, which is initially unset, and set as soon as one variable of the class is assigned to register. When assigning a color to a variable, tree scan checks if the color of the class

is available, and picks it if it is. If not, it chooses a different color (based on the other heuristics presented here) and updates the color of the class.

22.4 Practical Discussions and Further Readings

The amount of papers on register allocation is humongous. The most popular approach is based on graph coloring, including many extensions [76, 229, 197] of the seminal paper of Chaitin et al. [63]. The Iterated Register Coalescing, mentioned several times in this chapter, is from George et al. [129]. The linear-scan approach is also extremely popular in particular in the context of just-in-time compilation. This elegant idea goes back to Traub et al. [296] and Poletto and Sarkar [239]. If this original version of linear-scan contains lots of hidden subtleties (e.g., computation of live-ranges, handling of shuffle code in the presence of critical edges, etc.), its memory footprint is smaller than a graph coloring approach, and its practical complexity is smaller than the IRC. However, mostly due to the highly over-approximated live-ranges, its apparent simplicity comes with a poor quality resulting code. This lead to the development of interesting but more complex extensions such as the works of Wimmer and Sarkar [313, 262]. All those approaches are clearly subsumed by the tree-scan approach [83], both in terms of simplicity, complexity, and quality of result. On the other hand, the linear-scan extension proposed by Barik in his thesis [21] is an interesting competitor, its footprint being, possibly, more compact than the one used by a tree-scan.

There exists an elegant relationship between tree-scan coloring and graph coloring: Back in 1974, Gavril [127] showed that the intersection graphs of subtrees are the chordal graphs. By providing an elimination scheme that exposes the underlying tree structure, this relationship allowed to prove that chordal graphs can be optimally colored in linear time with respect to the number of edges in the graph. This is the rediscovering of this relationship in the context of live-ranges of variables for SSA-form programs that motivated different research groups [142, 56, 230, 45] to revisit register allocation in the light of this interesting property. Indeed, at that time, most register allocation schemes were incompletely assuming that the assignment part was hard by referring to the NP-completeness reduction of Chaitin et al. to graph coloring. However, the observation that SSA-based live-range splitting allows to decouple the allocation and assignment phases was not new [92, 117]. Back in the nineties, the LaTTe [320] just-in-time compiler already implemented the ancestor of our treescan allocator. The most aggressive live-range splitting that was proposed by Appel and George [12] allowed to stress the actual challenge that past approaches were facing when splitting live-range to help coloring, which is coalescing [46]. The PhD theses of Hack [141], Bouchez [43], and Colombet [82] address the difficult challenge of making a neat idea applicable to real life but without trading the

.

register!pairing.pairing elegant simplicity of the original approach. For some more exhaustive related *register!constraints,constraints|searegisters*. Work references we refer to the bibliography of those documents.

Looking under the carpet

As done in (too) many register allocation papers, the heuristics described in this chapter assume a simple non-realistic architecture where all variables or registers are equivalent and where the instruction set architecture does not impose any specific constraint on register usage. Reality is different, including: 1. register constraints such as 2-address mode instructions that impose two of the three operands to use the same register, or instructions that impose the use of specific registers; 2. registers of various size (vector registers usually leading to register aliasing), historically known as register pairing problem; 3. instruction operands that cannot reside in memory. Finally, SSA-based—but also any scheme that rely on live-range splitting—must deal with critical edges possibly considered abnormal (i.e., that cannot be split) by the compiler.

In the context of graph coloring, *register constraints* are usually handled by adding an artificial clique of precolored node in the graph and splitting liveranges around instructions with precolored operands. This approach has several disadvantages. First, it substantially increases the number of variables; Second, it makes coalescing much harder. This motivated Colombet et al. [83] to introduce the notion of antipathies (affinities with negative weight) and extend the coalescing rules accordingly. The general idea is, instead of enforcing architectural constraints, to simply express the cost (through affinities and antipathies) of shuffle code inserted by a post-pass repairing. In a scan-based context, handling of register constraints is usually done locally [211, 262]. The biased coloring strategy used in this chapter is proposed by Braun et al. and Colombet et al. [52, 83] and allows to reduce need for shuffle code.

In the context of graph-based heuristics, *vector registers* are usually handled through a generalized graph coloring approach [272, 291]. In the context of scanbased heuristics, the puzzle solver [231] is an elegant formulation that allows to express the local constraints as a puzzle.

One of the main problems of the graph-based approach is its underlying assumption that the live-range of a variable is atomic. But when spilled, not all instructions can access it through a *memory operand*. In other words, spilling has the effect of removing the majority of the live-range, but leaving "chads" which correspond to shuffle code around instructions that use the spilled variable. These replace the removed node in the interference graph, which is usually re-build at some point. Those subtleties and associated complexity issues are exhaustively studied by Bouchez et al. [47].

As already mentioned, the semantic of ϕ -functions correspond to parallel copies on the incoming edges of the basic block where they textually appear. When lowering ϕ -functions, the register for the def operand may not match the register of the use operand. If done naively, this imposes the following:

22.4 Practical Discussions and Further Readings

339

splitting,edge!splitting

- *splitting* of the corresponding control-flow edge;
 inserting of copies on this freshly created basic block;
- 3. using use of spill code in case parallel copy requires a temporary register but none is available.

This issue shares similarities with the SSA destruction that was described in Chapter 21. The advocated approach is, just as for the register constraints, to express the cost of an afterward repairing in the objective function of the register allocation scheme. Then, locality, the repairing can be expressed as a standard graph coloring problem on a very small graph containing the variables created by ϕ -nodes isolation (see Figure 21.1). However, it turns out that most of the associated shuffle code can usually be moved (and even annihilated) to and within the surrounding basic blocks. Such post-pass optimizations correspond to the optimistic move insertion of Braun et al. [52] or the parallel copy motion of Bouchez et al. [44].

Decoupled Load/Store and Coalescing Optimization Problems

The scan-based spilling heuristic described in this chapter is inspired from the heuristic developed by Braun and Hack [51]. It is an extension of Belady's algorithm [26], which was originally designed for page eviction, but can easily be shown to be optimal for interval graphs (straight-line code and single use variables). For straight-line code but multiple-uses per variable, Farrach and Liberatore [120] showed that if this further-first strategy works reasonably well, it can also be formalized as a flow problem. For a deeper discussion about the complexity of the spilling problem under different configurations, we refer to the work of Bouchez et al. [47]. To conclude on the spilling part of the register allocation problem, we need to mention the important problem of load/store placement. As implicitly done by our heuristic given in Algorithm 22.4, one should, whenever possible, hoist shuffle code outside of loops. This problem corresponds to the global code-motion addressed in Chapter 11 that should idealistically be coupled to the register allocation problem. Another related problem, not mentioned in this chapter, is rematerialization [55]. Experience shows that: 1. Rematerialization is one of the main source of performance improvement for register allocation; 2. In the vast majority of cases, rematerialization simply amounts in rescheduling some of the instructions. This remark allows to highlight one of the major limitation of the presented approach common to almost all papers in the area of register allocation: while scheduling and register allocation are clearly highly coupled problems, all those approaches only consider a fixed schedule and only few papers try to address the coupled problem [218, 235, 309, 212, 31, 81, 295, 251].

Static single assignment has not been adopted by compiler designers for a long time. A reason is the numerous copy instructions inserted by SSA destruction, that the compiler could not get rid of afterward. The coalescing heuristics were not effective enough in removing all such copies, so even if it was clear that live-range splitting was useful for improving colorability, i.e., avoiding spill code,

people were reluctant to split live-ranges, preferring to do it on-demand [87]. The notion of value-based interference described in Paragraph 21.2 of Chapter 21 is an important step for improving the quality of existing schemes. Details on the brute-force approach that extends the conservative coalescing scheme depicted in this chapter can be found in [?].TODO: ask Fabrice which reference he was talking about However, there exists several other schemes whose complexity are studied by Bouchez et al. [46]. Among others, the optimistic approach of Park and Moon [229] has been shown to be extremely competitive [138, 48] in the context of the, somehow restricted, "Optimal Coalescing Challenge" initiated by Appel and George, designers of the Iterated Register Coalescing [129].

hardware compilation VHDL Verilog

CHAPTER 23

Hardware Compilation using SSAP. C. DinizP. Brisk

This chapter describes the use of SSA-based high-level program representations for the realization of the corresponding computations using hardware digital circuits. We begin by highlighting the benefits of using a compiler SSA-based intermediate representation in this hardware mapping process using an illustrative example. The subsequent sections describe hardware translation schemes for discrete hardware logic structures or data-paths of hardware circuits, and outline several compiler transformations that benefit from SSA. We conclude with a brief survey of various hardware compilation efforts both from academia as well as industry that have adopted SSA-based internal representations.

23.1 Brief history and overview

Hardware compilation is the process by which a high-level language, or behavioral, description of a computation is translated into a hardware-based implementation i.e., a circuit expressed in a hardware design language such as VHDL^{*}[15], or Verilog^{*}[292] which can be directly realized as an electrical (often digital) circuit.

Hardware-oriented languages such as VHDL or Verilog allow programmers to develop such digital circuits either by structural composition of blocks using abstractions such as wires and ports or behaviorally by definition of the inputoutput relations of signals in these blocks. A mix of both design approaches is often found in medium to large designs. Using a structural approach, a circuit description will typically include discrete elements such as registers (Flip-Flops) that capture the state of the computation at specific events, such as clock edges, and combinatorial elements that transform the values carried by wires. The composition of these elements, allows programmers to build Finite-State-Machines (FSMs) that orchestrate the flow and the processing of data stored in internal registers or RAM structures. These architecture support an execution model with operations akin to assembly instructions found in common processors that support the execution of high-level programs.

A common vehicle for the realization of hardware designs is an FPGA or Field-Programmable Gate Array. These devices include a large number of configurable logic blocks (or CLBs) each of which can be individually programmed to realize an arbitrary combinatorial function of k-inputs whose outputs can be latched in Flip-Flops and connected via an internal interconnection network to any subset of the CLBs in the device. Given their design regularity, and simple structure, these devices, popularized in the 80s as fast hardware prototyping vehicles, have taken advantage of Moore's law, to grow to large sizes with which programmers can define custom architectures capable of TFlops/Watt performance thus making them the vehicle of choice for very power efficient custom computing machines.

While, initially, developers were forced to design hardware circuits exclusively using schematic-capture tools, over the years, high-level behavioral synthesis allowed them to leverage a wealth of hardware-mapping and design exploration techniques to realize substantial productivity gains.

As an example, Figure 23.1 illustrates these concepts of hardware mapping for the computation expressed as $x \leftarrow (a \times b) - (c \times d) + f$. Figure 23.1b depicts a graphical representation of a circuit that directly implements this computation. Here, there is a direct mapping between hardware operators such as adders and multipliers and the operations in the computation. Input values are stored in the registers at the top of the diagram and the entire computation is carried out during a single (albeit long) clock cycle, at the end of which the results propagated through the various hardware operators are captured (or latched) in the registers at the bottom of the diagram. Overall this direct implementation uses two multipliers, two adders/subtractors and six registers, five registers to hold the computation's input values and one register to capture the computation's output result. The execution using this hardware implementation requires a simple control scheme, as it just needs to record the input values, wait for a single clock cycle at the end of which it stores the outputs of the operations in the output register. Figure 23.1c depicts a different implementation variant of the same computation, this time using nine registers and the same amount of adders and subtractors ¹. The increased number of registers allows for the circuit to be clocked at higher frequency as well as to be executed in a pipelined fashion. Lastly, Figure 23.1d depicts yet another possible implementation of the same computation but using a single multiplier operator. This last version allows for the reuse in time of the multiplier operator and required thirteen register as well as multiplexers to route the inputs to the multiplier in two distinct control steps. As it is apparent, the reduction of number of operators, in this particular case the

¹ It may be apparent that the original computation lacks any temporal specification in terms of the relative order in which data-independent operation can be carried out. Implementation variants exploit this property

23.1 Brief history and overview

multipliers, carries a penalty in an increased number of registers, multiplexers ². It can be viewed as a hardware implementation of the C programming language selection operator : out = q? in_1 : in_2 and increased complexity of the control scheme.

s². Vivado Ige SystemC

This example illustrates the many degrees of freedom in high-level behavioral hardware synthesis. Synthesis techniques perform the classical tasks of allocation, binding and scheduling of the various operations in a computation given specific target hardware resources. For instance, a designer can use behavioral synthesis tools (e.g., Xilinx's Vivado) to automatically derive an implementation for a computation as expressed in the example in Figure 23.1a by declaring that it pretends to use a single adder and a single multiplier automatically deriving an implementation that resembles the one depicts in figure 23.1d. The tool then derives the control scheme required to route the data from registers to the selected units so as to meet the designers' goals.

Despite the introduction of high-level behavioral synthesis techniques in commercially available tools, hardware synthesis and thus hardware compilation has never enjoyed the same level of success as traditional, software compilation. Sequential programming paradigms popularized by programming languages such as C/C++ and more recently by Java, allow programmers to easily reason about program behavior as a sequence of program memory state transitions. The underlying processors and the corresponding system-level implementations present a number of simple unified abstractions – such as a unified memory model, a stack, and a heap that do not exist (and often do not make sense) in customized hardware designs.

Hardware compilation, in contrast, has faced numerous obstacles that have hampered its wide adoption. When developing hardware solutions, designers must understand the concept of spatial concurrency that hardware circuits offer. Precise timing and synchronization between distinct hardware components are key abstractions in hardware. Solid and robust hardware design implies a detailed understanding of the precise timing of specific operations, including I/O, that simply cannot be expressed in languages such as C, C++, or Java. Alternatives, such as SystemC have emerged in recent years, which give the programmer considerably more control over these issues. The inherent complexity of hardware designs has hampered the development of robust synthesis tools that can offer high-level programming abstractions enjoyed by tools that target traditional architecture and software systems, thus substantially raising the barrier of entry for hardware designers in terms of productivity and robustness of the generated hardware solutions. At best, today hardware compilers can only handle certain subsets of mainstream high-level languages, and at worst, are limited to purely arithmetic sequences of operations with strong restrictions on control flow.

 $^{^{2}}$ A 2 × 1 multiplexor is a combinatorial circuit with two data inputs, a single output and a control input, where the control input selects which of the two data inputs is transmitted to the output.




Fig. 23.1 Different variants of mapping a computation to hardware

23.2 Why use SSA for hardware compilation?

Nevertheless, the emergence of multi-core processing has led to the introduction of new parallel programming languages and parallel programming constructs that are more amenable to hardware compilation than traditional languages. For example, MapReduce[106], originally introduced by Google to spread parallel jobs across clusters of servers, has been an effective programming model for FPGAs as it naturally exposes task-level concurrency with data independence. Similarly, high-level languages based on parallel models of computation such as synchronous data flow, or functional single-assignment languages have also been shown to be good choices for hardware compilation as not only they make data independence obvious, but in many cases, the natural data partitioning they expose, is a natural match for the spatial concurrency of FPGAs.

Although in the remainder of this chapter we will focus primarily on the use of SSA representations for hardware compilation of imperative high-level programming languages , many of the emerging parallel languages, while including sequential constructs, (such as control-flow graphs), also support true concurrent constructs. These languages can be a natural fit to exploit the spatial and customization opportunities of FPGA-based computing architectures. While the extension of SSA Form to these emerging languages is an open area of research the fundamental uses of SSA for hardware compilation, as discussed in this chapter, are likely to remain a solid foundation for the mapping of these parallel constructs to hardware.


23.2 Why use SSA for hardware compilation?

Hardware compilation, unlike its software counterpart, offers a spatially oriented computational infrastructure that presents opportunities that can leverage information exposed by the SSA representation. We illustrate the direct connection between SSA representation form and hardware compilation using the mapping of a computation example in Figure 23.2a. Here the value of a variable v depends on the control flow of the computation as the temporary variable t can be assigned different values depending on the value of the p predicate. The representation of this computation is depicted in Figure 23.2b where a ϕ -function is introduced to capture the two possible assignments to the temporary variable t in both control branches of the if-then-else construct. Lastly, we illustrate in Figure 23.2c the corresponding mapping to hardware.

The basic observation is that the confluence of values for a given program variable leads to the use of a ϕ -function. This ϕ -function abstraction thus corresponds in terms of hardware implementation of the insertion of a multiplexer logic circuit. This logic circuit uses the Boolean value of a control input to select which of its input's value is to be propagated to its output. The selection or control input of a multiplexer thus acts as a gated transfer of value that parallels the actions of an if-then-else construct in software. Notice, also that in the

345

FPGA synchronous data flow functional language multiplexer, logic circuit






Fig. 23.2 Basic hardware mapping using SSA representation

case of a backwards control-flow (e.g., associated with a back-edge of a loop), the possible indefinition of one of the ϕ -function's inputs is transparently ignored by the fact that in a correct execution the predicate associated with the true control-flow path will yield the value associated with a defined input of the SSA representation.

Equally important in this mapping is the notion that the computation in hardware can now take a spatial dimension. In the hardware circuit in Figure 23.2c the computation derived from the statement in both branches of the if-then-else construct can be evaluated concurrently by distinct logic circuits. After the evaluation of both circuits the multiplexer will define which set of values are used based on the value of its control input, in this case of the value of the computation associated with p.

In a sequential software execution environment, the predicate p would be evaluated first, and then either branches of the if-then-else construct would be evaluated, based on the value of p; as long as the register allocator is able to assign t_1 , t_2 , and t_3 to the same register, then the ϕ -function is executed implicitly; if not, it is executed as a register-to-register copy.

There have been some efforts that could automatically convert the sequential program above into a semi-spatial representation that could obtain some speedup if executed on a VLIW ((Very Long Instruction Word) type of processor. For example, if-conversion (See Chapter 20) would convert the control dependency into a data dependency: statements from the if- and else blocks could be interleaved, as long as they do not overwrite one another's values, and the proper result (the ϕ -function) could be selected using a conditional-move instruction. In the worst case, however, this approach would effectively require the computation of both branch sides, rather than one, so it could increase the computation time. In contrast, in a spatial representation, the correct result can be output as soon as two of the three inputs to the multiplexer are known (p, and one of t_1 or t_2 , depending on the value of p).

While the Electronic Design Automation (EDA) community has for decades now exploited similar information regarding data and control dependences for the generation of hardware circuits from increasingly higher-level representations (e.g., Behavioral HDL), SSA-based representations make these dependences explicit in the intermediate representation itself. Similarly, the more classical compiler representations, using three-address instructions augmented with the def-use chains already exposes the data-flow information as for the SSA-based representation. The later however, and as we will explore in the next section, facilitates the mapping and selection of hardware resources.

23.3 Mapping a control-flow graph to hardware

In this section we focus on hardware implementations or circuit that are spatial in nature. We, therefore, do not address the mapping to architectures such as VLIW or Systolic Arrays. While these architectures pose interesting and challenging issues, namely scheduling and resource usage, we are more interested in exploring and highlighting the benefits of SSA representation which, we believe, are more naturally (although not exclusively) exposed in the context of spatial hardware computations.

23.3.1 Basic block mapping

As a basic block is a straight-line sequence of three-address instructions, a simple hardware mapping approach consists in composing or evaluating the operations in each instruction as a data-flow graph. The inputs and outputs of the instructions are transformed into registers ³ connected by nodes in the graph that represent the operators.

As a result of the "evaluation" of the instructions in the basic block this algorithm constructs a hardware circuit that has as input registers that will hold the values of the input variables to the various instructions and will have as outputs registers that hold only variables that are live outside the basic block.

³ As a first approach these registers are virtual and then after synthesis some of them are materialized to physical registers in a process similar to register allocation in software-oriented compilation

348

circuits, spatial **2** combination of circuits, temporal combination of

cuits, spatial **23.3.2 Basic control-flow graph mapping** combination of

One can combine the various hardware circuits corresponding to a controlflow graph in two basic approaches, respectively, *spatial* and *temporal*. The spatial form of combining the hardware circuits consists in laying out the various circuits spatially by connecting variables that are live at the output of a basic block, and therefore the output registers of the corresponding hardware circuit, to the registers that will hold the values of those same variables in subsequents hardware circuits of the basic blocks that execute in sequence.

In the temporal approach the hardware circuits corresponding to the various CFG basic blocks are not directly interconnected. Instead, their input and output registers are connected via dedicated buses to a local storage module. An execution controller "activates" a basic block or a set of basic blocks by transferring data between the storage and the input registers of the hardware circuits to be activated. Upon execution completion the controller transfers the data from the output registers of each hardware circuit to the storage module. These data transfers do not need necessarily to be carried out sequentially but instead can leverage the aggregation of the outputs of each hardware circuits to reduce transfer time to and from the storage module via dedicated wide buses.

The temporal approach described above is well suited for the scenario where the target hardware architecture does not have sufficient resources to simultaneously implement the hardware circuits corresponding to all basic blocks of interest as it trades off execution time for hardware resources.

In such a scenario, where hardware resources are very limited or the hardware circuit corresponding to a set of basic blocks is exceedingly large, one could opt for partitioning a basic block or set of basic blocks into smaller blocks until the space constraints for the realization of each hardware circuit are met. In reality this is the common approach in every processor today. It limits the hardware resources to the resources required for each of the ISA instructions and schedules them in time at each step saving the state (registers) that were the output of the previous instruction. The computation thus proceed as described above by saving the values of the output registers of the hardware circuit corresponding to each smaller block.

These two approaches, illustrated in Figure 23.3, can obviously be merged in a hybrid implementation. As they lead to distinct control schemes for the orchestration of the execution of computation in hardware, their choice depends heavily on the nature and granularity of the target hardware architecture. For finegrain hardware architectures such as FPGAs a spatial mapping can be favored, for coarse-grain architectures a temporal mapping is common.

While the overall execution control for the temporal mapping approach is simpler, as the transfers to and from the storage module are done upon the transfer of control between hardware circuits, a spatial mapping approach makes it more amenable to take advantage of pipelining execution techniques and

23.3 Mapping a control-flow graph to hardware

349

hyper-block




Fig. 23.3 Combination of hardware circuits for multiple basic blocks

speculation ⁴. The temporal mapping approach can be, however, area-inefficient, as often only one basic block will execute at any point in time. This issue can, nevertheless, be mitigated by exposing additional amounts of instruction-level parallelism by merging multiple basic blocks into a single *hyper-block* and combining this aggregation with loop unrolling. Still, as these transformations and their combination, can lead to a substantial increase of the required hardware resources, a compiler can exploit resource sharing between the hardware units corresponding to distinct basic blocks to reduce the pressure on resource requirements and thus lead to feasible hardware implementation designs. As these optimizations are not specific to the SSA representation, we will not discuss them further here.

⁴ Speculation is also possible in the temporal mode by activating the inputs and execution of multiple hardware blocks and is only limited by the available storage bandwidth to restore the input context in each block which in the spatial approach is trivial.

23.3.3 Control-flow graph mapping using SSA

In the case of the spatial mapping approach, the SSA form plays an important role in the minimization of multiplexers and thus in the simplification of the corresponding data-path logic and execution control.

Consider the illustrative example in Figure 23.4a. Here basic block BB0 defines a value for the variables *x* and *y*. One of the two subsequent basic blocks BB1 redefines the value of *x* whereas the other basic block BB2 only reads them.

A naive implementation based exclusively on liveness analysis (see Chapter 9) would use for both variables x and y multiplexers to merge their values as inputs to the hardware circuit implementing basic block BB3 as depicted in Figure 23.4b. As can be observed, however, the SSA-form representation captures the fact that such a multiplexer is only required for variable x. The value for the variable y can be propagated either from the output value in the hardware circuit for basic block BB0 (as shown in Figure 23.4c) or from any other register that has a valid copy of the y variable. The direct flow of the single definition point to all its uses, across the hardware circuits corresponding to the various basic blocks in the SSA form thus allows a compiler to use the minimal number of multiplexer strictly required ⁵.

An important aspect regarding the implementation of a multiplexer associated with a ϕ -function is the definition and evaluation of the predicate associated with each multiplexer's control (or selection) input signal. In the basic SSA representation the selection predicates are not explicitly defined, as the execution of each ϕ -function is implicit when the control flow reaches it. When mapping a computation to hardware, however, a ϕ -function clearly elicits the need to to define a predicate to be included as part of the hardware logic circuit that defines the value of the multiplexer circuit's selection input signal. To this effect, hardware mapping must rely on a variant of SSA, named Gated-SSA^{*} (see Chapter 14), which explicitly captures the symbolic predicate information in the representation.⁶ The generation of the hardware circuit simply uses the register that holds the corresponding variable's version value of the predicate. Figure 23.5 illustrates an example of a mapping using the information provided by the Gated-SSA form.


When combining multiple predicates in the Gated-SSA form, it is often desirable to leverage the control-flow representation in the form of the Program Dependence Graph^{*}(PDG) described in Chapter 14. In the PDG representation, basic blocks that share common execution predicates (i.e., both execute under the same predicate conditions) are linked to the same *region* nodes.^{*} Nested execution conditions are easily recognized as the corresponding nodes are hierarchically organized in the PDG representation. As such, when generating code for a given basic block, an algorithm will examine the various region nodes associated with a given basic block and compose (using AND operators) the outputs of


multiplexer 23 gated SSA program dependence graph region node

⁵ Under the scenarios of a spatial mapping and with the common disclaimers about static control-flow analysis.

⁶ As with any SSA representation, variable names fulfills the referential transparency.

23.3 Mapping a control-flow graph to hardware





(b) have multiplexel placement using iveness (c) multiplexel placement using φ -id

Fig. 23.4 Mapping of variable values across hardware circuit using spatial mapping

the logic circuits that implement the predicates associated with these nodes. If an hardware circuit already exists that evaluates a given predicate that corresponds to a given region, the implementation can simply reuses its output signal. This lazy code generation and predicate composition achieves the goal of hardware circuit sharing as illustrated by the example in Figure 23.6 where some of the details were omitted for simplicity. When using the PDG representation, however, care must be taken regarding the potential lack of referential transparency. To this effect, it is often desirable to combine the SSA information with the PDG's regions to ensure correct reuse of the hardware that evaluates the predicates associated with each control-dependence region.

partial product reduction tree




Fig. 23.5 Hardware generation example using Gated-SSA form

23.3.4 ϕ -function and multiplexer optimizations

We now describe a set of hardware-oriented transformations that can be applied to possibly reduce the amount of hardware resources devoted to multiplexer implementation or to use multiplexers change the temporal features of the execution and thus enable other aspects of hardware execution to be more effective (e.g., scheduling). Although these transformations are not specific to the mapping of computations to hardware, the explicit representation of the selection constructs in SSA makes it very natural to map and therefore manipulate/transform the resulting hardware circuit using multiplexer. Other operations in the intermediate representation (e.g., predicated instructions) can also yield multiplexers in hardware without the explicit use of SSA Form.

A first transformation is motivated by a well-known result in computer arithmetic: integer addition scales with the number of operands. Building a large unified k-input integer addition circuit is more efficient than adding k integers two at a time. Moreover, hardware multipliers naturally contain multi-operand adders as building blocks: a partial product generator (a layer of AND gates) is followed by a multi-operand adder called a *partial product reduction tree*. For these reasons, there have been several efforts in recent years to apply high-level algebraic transformations to source code with the goal of merging multiple addition operations with partial product reduction trees of multiplication operations. The

23.3 Mapping a control-flow graph to hardware




Fig. 23.6 Use of the predicates in region nodes of the PDG for mapping into the multiplexers associated with each ϕ -function

basic flavor of these transformations is to push the addition operators toward the outputs of a data-flow graph, so that they can be merged at the bottom. Example of these transformations that use multiplexers are depicted in Figure 23.7(a,b). In the case of Figure 23.7(a) the transformation leads to the fact that an addition is always executed unlike in the original hardware design. This can lead to more predictable timing or more uniform power draw signatures ⁷. Figure 23.7(c) depicts a similar transformation that merges two multiplexers sharing a common input, while exploiting the commutative property of the addition operator. The SSA-based representation facilitates these transformations as it explicitly indicates which values (by tracing backwards in the representation) are involved in the computation of the corresponding values. For the example in Figure 23.7(b) a compiler could quickly detect the variable a to be common to the two expressions associated with the ϕ -function.

A second transformation that can be applied to multiplexers is specific to FPGA whose basic building block consists of a k-input lookup table (LUT)^{*}logic

353

lookup table

⁷ An important issue in security-related aspects of the execution

element which can be programmed to implement any k-input logic function ⁸. For example, a 3-input LUT (3-LUT) can be programmed to implement a multiplexer with two data inputs and one selection bit. Similarly, a 6-LUT can be programmed to implement a multiplexer with four data inputs and two selection bits, thus enable the implementation of a tree of 2-input multiplexers.




Fig. 23.7 Multiplexer-Operator transformations: juxtaposition of a multiplexer and an adder (a,b); reducing the number of multiplexers placed on the input of an adder (c)

 $^{^8}$ A typical k-input LUT will include an arbitrary combinatorial functional block of those k inputs followed by an optional register element (e.g., *)

23.3.5 Implications of using SSA-form in floor-planing

For spatial oriented hardware circuits, moving a ϕ -function from one basic block to another can alter the length of the wires that are required to transmit data from the hardware circuits corresponding to the various basic blocks. As the boundaries of basic blocks are natural synchronization points, where values are captured in hardware registers, the length of wires dictate the maximum allowed hardware clock rate for synchronous designs. We illustrate this effect via an example as depicted in Figure 23.8. In this figure each basic block is mapped to a distinct hardware unit, whose spatial implementation is approximated by a rectangle. A floor-planning algorithm must place each of the units in a twodimensional plane while ensuring that no two units overlap. As can be seen in Figure 23.8(a) placing the block 5 on the right-hand-side of the plane will results in several mid-range and one long-range wire connections. However, placing block 5 at the center of the design will virtually eliminate all mid-range connections as all connections corresponding to the transmission of the values for variable *x* are now next-neighboring connections.




Fig. 23.8 Example of the impact of ϕ -function movement in reducing hardware wire length

As illustrated by this example, moving a multiplexer from one hardware unit to another can significantly change the dimensions of the resulting unit, which is not under the control of the compiler. Changing the dimensions of the hardware units fundamentally changes the placement of modules, so it is very difficult to predict whether moving a ϕ -function will actually be beneficial. For this reason, compiler optimizations that attempt to improve the physical layout must be performed using a feedback loop so that the results of the lower-level CAD tools that produce the layout can be reported back to the compiler.

355

floor-planing

23	Hardware	Compilation	using SSA	(P. C.	Diniz,	Р.	Brisk)
----	----------	-------------	-----------	--------	--------	----	--------

23.4 Existing SSA-based hardware compilation efforts

Several research projects have relied on SSA-based intermediate representation that leverage control- and data-flow information to exploit fine grain parallelism. Often, but not always, these efforts have been geared towards mapping computations to fine-grain hardware structure such as the ones offered by FPGAs.

The standard approach followed in these compilers has been to translate a high-level programming language such as Java in the case of the Sea Cucumber [297] compiler or C in the case of the DEFACTO [116] and ROCCC [139] compilers that translate C code to sequences of intermediate instructions. These sequences are then organized in basic blocks that compose the control-flow graph (CFG). For each basic block a data-flow graph (DFG) is typically extracted followed by conversion in to SSA representation, possibly using predicates associated with the control flow in the CFG thus explicitly using Predicated SSA representation (see the Gated-SSA representation [299] and the Predicate SSA [62, 105, 284]).

As an approach to increase the potential amount of exploitable ILP at the instruction level, many of these efforts (as well as others such as the earlier Garp compiler [60]) restructure the CFG into hyper-blocks [202]. An hyper-block consists on a single-entry multi-exit regions derived from the aggregation of multiple basic blocks thus serializing longer sequences of instruction. As not all instructions are executed in a hyper-block (due to early exit of a block), hardware circuit implementation must rely on predication to exploit the potential for additional ILP.

The CASH compiler [59] uses an augmented predicated SSA representation with tokens to explicitly express synchronization and handle *may-dependences* thus supporting speculative execution. This fine-grain synchronization mechanism is also used to serialize the execution of consecutive hyper-blocks, thus greatly simplifying the code generation. Other efforts, also exploit instruction-level optimizations or algebraic properties of the operators for minimization of expensive hardware resources such as multipliers, adders and in some cases even multiplexers [306, 206]. For a comprehensive description of a wide variety of hardware-oriented high-level program transformations the reader is refereed to [10].

Further Readings

Despite their promise in terms of high-performance and high computational efficiency hardware devices such as FPGAs have long been beyond the reach of the "average" software programmer. To effectively program them using hardwareoriented programming languages such as VHDL[15], Verilog[292] or SystemC[227] and OpenCL [137] developers must assume the role of both software and hard-ware designs.

23.4 Existing SSA-based hardware compilation efforts

To address the semantic gap between a hardware-oriented programming model and high-level software programming models various research projects, first in academia and later in industry developed prototype tools that could bridge this gap and make the promising technology of configurable logic approachable to a wider audience of programmers. In these efforts, loosely labeled as C-to-Gates, compiler carry out the traditional phases of program data- and control-dependence analysis to uncover opportunities for concurrent and/or pipelined execution and directly translated the underlying data-flow to Verilog/VHDL description alongside the corresponding control logic. In practice, these compilers, of which Vivado HLS [152] and LegUp [61] are its most notable examples, focused on loop constructs with significant execution time weight (the so called "hot-spots" are derive hardware pipelines (often guided by userprovided compilation directives) that executed them efficiently in hardware. When the target architecture is a "raw" FPGA (rather than an overlay architecture) this approach invariably incurs in long compilation and synthesis times.

The inherent difficulties and limitations in extracting enough Instruction-Level Parallelism in these approach couple of the increase of the devices' capacities (e.g. Intel'a Arria [90] and Xilinx's Virtex UltraScale+ [153], has prompted the search for programming models with a more natural concurrency that would facilitate the mapping of high-level computation to hardware. One such example, is the MapReduce[106], originally introduced by Google to distributed naturally concurrent jobs across clusters of servers [106], has been an effective programming model for FPGAs [321]. Similarly, high-level languages based on parallel models of computation such as synchronous data flow [187], or functional singleassignment languages have also been shown to be good choices for hardware compilation [150, 143, 38].

Scripting language, Dynamic language PHP

CHAPTER 24

Building SSA in a Compiler for PHPP. BiggarD. Gregg

Dynamic scripting languages such as PHP, Python and Javascript are among the most widely-used programming languages.

Dynamic scripting languages provide flexible high-level features, a fast modifycompile-test environment for rapid prototyping, strong integration with popular strongly-typed programming languages, and an extensive standard library. Dynamic scripting languages are widely used in the implementation of many of the best known web applications of the last decade such as Facebook, Wikipedia and Gmail. Most web browsers support scripting languages such as Javascript for client-side applications that run within the browser. Languages such as PHP and Ruby are popular for server-side web pages that generate content dynamically and provide close integration with back-end databases.

One of the most widely used dynamic scripting languages is PHP, a generalpurpose language that was originally designed for creating dynamic web pages. PHP has many of the features that are typical of dynamic scripting languages. These include a simple syntax, dynamic typing and the ability to dynamically generate new source code during run time, and execute that code. These simple, flexible features facilitate rapid prototyping, exploratory programming, and in the case of many non-professional websites, a copy-paste-and-modify approach to scripting by non-expert programmers.

Constructing SSA form for languages such as C/C++ and Java is a well-studied problem. Techniques exist to handle the most common features of static languages, and these solutions have been tried and tested in production level compilers over many years. In these static languages it is not difficult to identify a set of scalar variables that can be safely renamed. Better analysis may lead to more such variables being identified, but significant numbers of such variables can be found with very simple analysis.

In our study of optimizing dynamic scripting languages, specifically PHP, we find this is not the case. The information required to build SSA form — that is,

a conservatively complete set of unaliased scalars, and the locations of their uses and definitions — is not available directly from the program source, and can not be derived from a simple analysis. Instead, we find a litany of features whose presence must be ruled out, or heavily analyzed, in order to obtain a non-pessimistic estimate.

Dynamic scripting languages commonly feature run-time generation of source code which is then executed, built-in functions, and variable-variables, all of which may alter arbitrary unnamed variables. Less common — but still possible — features include the existence of object handlers which have the ability to alter any part of the program state, most dangerously a function's local symbol-table. The original implementations of dynamic scripting languages were all interpreted, and in many cases this led to their creators including very dynamic language features that are easy to implement in an interpreter, but make program analysis and compilation very difficult.

Ruling out the presence of these features requires precise, inter-procedural, whole-program analysis. We discuss the futility of the pessimistic solution, the analyses required to provide a precise SSA form, and how the presence of variables of unknown types affect the precision of SSA.

Note that dynamic scripting languages share similar features of other kinds of dynamic programming languages, such as Lisp and Smalltalk. The main distinguishing feature of dynamic languages is that they resolve at run time behaviours that many other languages perform at compile time. Thus languages such as Lisp support dynamic typing and run-time generation of source code which can then be executed. The main difference between scripting languages and other dynamic languages is their intended use, rather than the features of the language. Scripting languages were originally designed for writing short scripts, often to invoke other programs or services. It was only later that developers started to write large, complex programs using scripting languages.

The rest of this chapter describes our experiences with building SSA in PHC, our open source compiler for PHP. We identify the features of PHP that make building SSA difficult, outline the solutions we found to these some of these challenges, and draw some lessons about the use of SSA in analysis frameworks for PHP.

24.1 SSA form in statically-typed languages

In statically-typed, non-scripting languages, such as C, C++ and Java, it is straightforward to identify which variables may be converted into SSA form. In Java, all scalars may be renamed. In C and C++, any scalar variables which do not have their address taken may be renamed. Figure 24.1 shows a simple C function, whose local variables may all be converted into SSA form. In Figure 24.1, it is trivial to convert each variable into SSA form. For each statement, the list of vari24.1 SSA form in statically-typed languages

361

ables which are used and defined is immediately obvious from a simple syntactic *Alias analysis* check.

```
1: int factorial(int num) {
2: int result = 1, i;
3:
4: while ( num > 1 ) {
5: result = result * num;
6: num --;
7: }
8: return result;
9: }
```

Fig. 24.1 Simple C code

```
1: void func() {
2: int x=5, *y;
3: y = &x;
4: *y = 7;
5: return x;
6: }
```

Fig. 24.2 C code with pointers

By contrast, Figure 24.2 contains variables which cannot be trivially converted into SSA form. On line 3, the variable *x* has its address taken. As a result, to convert *x* into SSA form, we must know that line 4 modifies *x*, and introduce a new version of *x* accordingly. Chapter hssa describes HSSA form, a powerful way to represent *indirect* modifications to scalars in SSA form.

To discover the modification of x on line 4 requires an *alias analysis*. Alias analyses detect when multiple program names (*aliases*) represent the same memory location. In Figure 2, x and *y alias each other.

There are many variants of alias analysis, of varying complexity. The most complex analyze the entire program text, taking into account control-flow, function calls, and multiple levels of pointers. However, it is not difficult to perform a very simple alias analysis. *Address-taken alias analysis* identifies all variables whose addresses are taken by a referencing assignment. All variables whose address has been taken anywhere in the program are considered to alias each other (that is, all address-taken variables are in the same *alias set*).

When building SSA form with address-taken alias analysis, variables in the alias set are not renamed into SSA form. All other variables are converted. Variables not in SSA form do not possess any SSA properties, and pessimistic assumptions must be made. As a result of address-taken alias analysis, it is straightforward to convert any C program into SSA form, without sophisticated analysis. In fact, this allows more complex alias analyses to be performed on the SSA form.

24 Building SSA in a Compiler for PHP — (<i>P. Biggar, D. Gregg</i>)		24	Building SSA	in a Compi	iler for PHP —	(P. Biggar, D.	Gregg)
--	--	----	---------------------	------------	----------------	----------------	--------

.

Alias analysis

24.2 PHP and aliasing

.

362

. . . .

In PHP, it is not possible to perform an address-taken alias analysis. The syntactic clues that C provides — notably as a result of static typing — are not available in PHP. Indeed, statements which may appear innocuous may perform complex operations behind the scenes, affecting any variable in the function. Figure 24.3 shows a small piece of PHP code. Note that in PHP variable names start with the \$ sign.

```
1: $x = 5;
2: $y =& $x;
3: $y = 7;
```

Fig. 24.3 Creating and using a reference in PHP

The most common appearance of aliasing in PHP is due to variables that store references. Creating references in PHP does not look so very different from C. In Figure 24.3, the variable y becomes a reference to the variable x. Once y has become an alias for x, the assignment to y (in line 3) also changes the value of x.

On first glance the PHP code in Figure 24.3 is not very different from similar C code in Figure 24.2. From the syntax it is easy to see that a reference to the variable x is taken. Thus, it is clear that x cannot be easily renamed. However, the problem is actually with the variable y which contains the reference to the variable x.

There is no type declaration to say that *y* in Figure 24.3 is a reference. In fact, due to dynamic typing, PHP variables may be references at one point in the program, and stop being references a moment later. Or at a given point in a program a given variable may be a reference variable or a non-reference variable depending upon the control flow that preceded that point. PHP's dynamic typing makes it difficult to simply identify when this occurs, and a sophisticated analysis over a larger region of code is essential to building a more precise conservative SSA form.

1:	<pre>function foo(\$x, \$y) {</pre>	1: int foo(int x, int y) {
2:	x = x + y;	2: $x = x + y;$
3:	return \$y;	3: return y;
4:	}	4: }
	(a)	(b)

Fig. 24.4 Similar (a) PHP and (b) C functions with parameters

The size of this larger region of code is heavily influenced by the semantics of function parameters in PHP. Consider the PHP function in Figure 24.4(a). Superficially, it resembles the C function in Figure 24.4(b). In the C version,

we know that x and y are simple integer variables and that no pointer aliasing relationship between them is possible. They are separate variables that can be safely renamed. In fact a relatively simple analysis can show that the the assignment to x in line 2 of the C code can be optimized away because it is an assignment to a dead variable.

In the PHP version in Figure 24.4(a), x may alias y upon function entry. This can happen if x is a reference to y, or vice versa, or if both x and y are references to a third variable. It is important to note, however, that the possibility of such aliasing is not apparent from the function prototype or any type declarations. Instead, whether the formal parameter x and/or y are references depends on the types of actual parameters that are passed when the function is invoked. If a reference is passed as a parameter to a function in PHP, the corresponding formal parameter in the function also becomes a reference.

The addition operation in line 2 of Figure 24.4(a) may therefore change the value of y, if x is a reference to y or vice versa. In addition, recall that dynamic typing in PHP means that whether or not a variable contains a reference can depend on control flow leading to different assignments. Therefore, on some executions of a function the passed parameters may be references, whereas on other executions they may not.

In the PHP version, there are no syntactic clues that variables may alias. Furthermore, as we show in section 24.4, there are additional features of PHP that can cause the values of variables to be changed without simple syntactic clues. In order to be sure that no such features can affect a given variable, an analysis is needed to detect such features. As a result, a simple conservative aliasing estimate that does not take account of PHP's references and other difficult features — similar to C's address-taken alias analysis — would need to place all variables in the alias set. This would leave no variables available for conversion to SSA form. Instead an interprocedural analysis is needed to track references between functions.

24.3 Our whole-program analysis

PHP's dynamic typing means that program analysis cannot be performed a function at a time. As function signatures do not indicate whether parameters are references, this information must be determined by inter-procedural analysis. Furthermore, each function must be analyzed with full knowledge of its calling context. This requires a whole-program analysis. We present an overview of the analysis below. A full description is beyond the scope of this chapter.

24.3.1 The analysis algorithm

The analysis is structured as a symbolic execution. This means the program is analyzed by processing each statement in turn, and modelling the affect of the statement on the program state. This is similar in principle to the sparse conditional constant propagation (SSA-CCP) algorithm Chapter sccp.¹

The SCCP algorithm models a function at a time. Instead, our algorithm models the entire program. The execution state of the program begins empty, and the analysis begins at the first statement in the program, which is placed in a worklist. The worklist is then processed a statement at a time.

For each analyzed statement, the results of the analysis are stored. If the analysis results change, the statement's successors (in the control-flow graph) are added to the worklist. This is similar to CFG-edges in the SCCP algorithm. There is no parallel to the SSA edges, since the analysis is not performed on the SSA form. Instead, loops must be fully analyzed if their headers change.

This analysis is therefore less efficient than the SCCP algorithm, in terms of time. It is also less efficient in terms of space. SSA form allows results for to be compactly stored in a single array, using the SSA index as an array index. This is very space efficient. In our analysis, we must instead store a table of variable results at all points in the program.

Upon reaching a function or method call, the analysis begins analyzing the callee function, pausing the caller's analysis. A new worklist is created, and initialized with the first statement in the callee function. The worklist is then run until it is exhausted. If another function call is analysed, the process recurses.

Upon reaching a callee function, the analysis results are copied into the scope of the callee. Once a worklist has ended, the analysis results for the exit node of the function are copied back to the calling statement's results.

24.3.2 Analysis results

Our analysis computes and stores three different of kinds of results. Each kind of result is stored at each point in the program.

The first models the alias relationships in the program in a *points-to graph*. The graph contains variable names as nodes, and the edges between them indicate aliasing relationships. An aliasing relationship indicates that two variables either *must*-alias, or *may*-alias. Two unconnected nodes cannot alias. A points-to graph is stored for each point in the program. Graphs are merged at CFG join points.

Secondly, our analysis also computes a conservative estimate of the types of variables in the program. Since PHP is an object-oriented language, polymorphic method calls are possible, and they must be analyzed. As such, the set of possible

¹ The analysis is actually based on a variation, conditional constant propagation.

types of each variable is stored at each point in the program. This portion of the analysis closely resembles using SCCP for type propagation.

Finally, like the SCCP algorithm, constants are identified and propagated through the analysis of the program. Where possible, the algorithm resolves branches statically using propagated constant values. This is particularly valuable because our PHCahead-of-time compiler for PHP creates many branches in the intermediate representation during early stages of compilation. Resolving these branches statically eliminates unreachable paths, leading to significantly more precise results from the analysis algorithm.

24.3.3 Building def-use sets

To build SSA form we need to be able to identify the set of points in a program where a given variable is defined or used. Since we cannot easily identify these sets due to potential aliasing, we build them as part of our program analysis. Using our alias analysis, any variables which may be written to or read from during a statement's execution, are added to a set of defs and uses for that statement. These are then used during construction of the SSA form.

For an assignment by copy, x = y:

- 1. *\$x*'s value is defined.
- 2. x's reference is used (by the assignment to x).
- 3. for each alias *\$x_alias* of *\$x, \$x_alias*'s value is defined. If the alias is possible, *\$x_alias*'s value is may-defined instead of defined. In addition, *\$x_alias*'s reference is used.
- 4. *\$y*'s value is used.
- 5. *\$y*'s reference is used.

For an assignment by reference, x = x?:

- 1. *\$x*'s value is defined.
- 2. x's reference is defined (it is not used x does not maintain its previous reference relationships).
- 3. *\$y*'s value is used.
- 4. *\$y*'s reference is used.

24.3.4 HSSA

Once the set of locations where each variable is defined or used has been identified, we have the information needed to construct SSA. However, it is important to note that due to potential aliasing and potential side effects of some difficultto-analyze PHP features (see section 24.4) many of the definitions we compute are may-definitions. Whereas a normal definition of a variable means that that variable will definitely be defined, a may-definition means that the variable may be defined at that point 2 .

In order to accommodate these may-definitions in our SSA form for PHP, we adapt a number of features from Hashed SSA form.

After performing our alias analysis, we convert our intermediate representation into SSA form. As in HSSA form, we give names to all memory locations in our program, including locations inside arrays and hashtables, if they are directly referred to in source being analyzed.

We augment our SSA form with μ and χ operations, representing may uses and may definitions respectively.

Principally, the difference between our SSA form and traditional SSA is that all names in the program are included in the SSA representation. In addition, for each statement in the program, we maintain a set of names which must be defined, which might be defined, and which are used (either possibly or definitely). Names which may be defined are the same concept as χ variables in HSSA, but there may also be more than one name which *must* be defined.

We also add ϕ -functions for names which are only used in χ operations, or which must be defined but are not syntactically present in the statement. As these ϕ -functions are not for real variables, we cannot add copies to represent them when moving out of SSA form, and must instead drop all SSA indices. While this is a valid means of moving out of SSA form, it slightly limits the optimizations that can be performed. For example, copy-propagation cannot move copies past the boundary of a variable's live range.

We do not use virtual variables, zero versioning, or global value numbering (the *hash* in *Hashed SSA*). However, in order to scale our SSA form in the future, it would be necessary to incorporate these features.

The final distinction from traditional SSA form is that we do not only model scalar variables. All names in the program, such as fields of objects or the contents of arrays, can be represented in SSA form.

24.4 Other challenging PHP features

For simplicity, the description so far of our algorithm has only considered the problems arising from aliasing due to PHP reference variables. However, in the process of construction SSA in our PHP compiler several other PHP language features that make it difficult to identify all the points in a program where a variable


² Or more precisely, a may definition means that there exists at least one possible execution of the program where the variable is defined at that point. Our algorithm computes a conservative approximation of may-definition information. Therefore, our algorithm reports a may definition in any case where the algorithm cannot prove that no such definition can exist on any possible execution.

may be defined. In this section we briefly describe these language features and how they may be dealt with in order to conservatively identify all may-definitions of all variables in the program.

24.4.1 Run-time symbol tables

Figure 24.5 shows a program which accesses a variable indirectly. On line 2, a string value is read from the user, and stored in the variable *var_name*. On line 3, some variable—whose name is the value in *var_name* — is set to 5. That is, any variable can be updated, and the updated variable is chosen by the user at run-time. It is not possible to know whether the user has provided the value "*x*", and so know whether *x* has the value 5 or 6.

```
1: $x = 5;
2: $var_name = readline();
3: $$var_name = 6;
4: print $x;
```



This feature is known as *variable-variables*. They are possible because a function's symbol-table in PHP is available at run-time. Variables in PHP are not the same as variables in C. A C local variable is a name which represents a memory location on the stack. A PHP local variable is the domain of a map from strings to values. The same run-time value may be the domain of multiple string keys (references, discussed above). Similarly, variable-variables allow the symbol-table to be accessed dynamically at run-time, allowing arbitrary values to be read and written.

Upon seeing a variable-variable, all variables may be written to. In HSSA form, this creates a χ node for every variable in the program. In order to reduce the set of variables that might be updated by assigning to a variable-variable, the contents of the string stored in *var_name* may be modelled using a string analysis by Wasserman and Su.

String analysis is a static program analysis that models the structure of strings. For example, string analysis may be able to tell us that the name stored in the variable-variable (that is the name of the variable that will be written to) begins with the letter "x". In this case, all variables which do not begin with "x" do not require a χ node, leading to a more precise SSA form.

24.4.2 Execution of arbitrary code

PHP provides a feature that allows an arbitrary string to be executed as code. This *eval* statement simply executes the contents of any string as if the contents of the string appeared inline in the location of the *eval* statement. The resulting code can modify local or global variables in arbitrary ways. The string may be computed by the program or read in from the user or from a web form.

The PHP language also allows the contents of a file to be imported into the program text using the *include* statement. The name of the file is an arbitrary string which may be computed or read in at run time. The result is that any file can be included in the text of the program, even one that has just been created by the program. Thus, the *include* statement is potentially just as flexible as the *eval* statement for arbitrarily modifying program state.

Both of these may be modelled using the same string analysis techniques as discussed in Section 24.4.1. The *eval* statement may also be handled using profiling, which restricts the set of possible *eval* statements to those which actually are used in practice.

24.4.3 Object handlers

PHP's reference implementation allows classes to be partially written in C. Objects which are instantiations of these classes can have special behaviour in certain cases. For example, the objects may be dereferenced using array syntax. Or a special handler function may be called when the variable holding the object is read or written to.

The handler functions for these special cases are generally unrestricted, meaning that they can contain arbitrary C code that does anything the programmer chooses. Being written in C, they are given access to the entire program state, including all local and global variables.

There two characteristics of handlers make them very powerful, but break any attempts at function-at-a-time analysis. If one of these objects is passed in to a function, and is read, it may overwrite all variables in the local symbol table. The overwritten variables might then have the same handlers. These can then be returned from the function, or passed to any other called functions (indeed it can also call any function). This means that a single unconstrained variable in a function can propagate to any other point in the program, and we need to treat this case conservatively.

24.5 Concluding remarks and further readings

24.5 Concluding remarks and further readings

In this chapter we have described our experience of building SSA in PHC, an ahead-of-time compiler for PHP. PHP is quite different to static languages such as C/C++ and Java. In addition to dynamic typing it has other dynamic features such as very flexible and powerful reference types, variable-variables, and features that allow almost arbitrary code to be executed.

The main result of our experience is to show that SSA cannot be used and an end-to-end intermediate representation (IR) for a PHP compiler. The main reason is that in order to build SSA, significant analysis of the PHP program is needed to deal with aliasing and to rule out potential arbitrary updates of variables. We have found that in real PHP programs these features are seldom used in ways that make analysis really difficult [32]. But analysis is nonetheless necessary to show the absence of the bad used of these features.

In principle our analysis could perform only the alias analysis prior to building SSA, and perform type analysis and constant propagation in SSA. But our experience is that combining all three analyses greatly improves the precision of alias analysis. In particular, type analysis significantly reduces the number of possible method callees in object-oriented PHP programs.

Once built the SSA representation forms a platform for further analysis and optimization. For example, we have used it to implement an aggressive dead-code elimination pass which can eliminate both regular assignments and reference assignments.

In recent years there has been increasing interest in the static analysis of scripting languages, with a particular focus on detecting potential security weaknesses in web-based PHP programs. For example, Jovanovic et al. [163] describe an analysis of PHP to detect vulnerabilities that allow the injection of executable code into a PHP program by a user or web form. Jensen et al. describe an alias analysis algorithm for Javascript which works quite differently to ours [32], but works well for Javascript [156].

To our knowledge we are the first to investigate building SSA in a PHP compiler. Our initial results show that building a reasonably precise SSA for PHP requires a great deal of analysis. Nonetheless, as languages such as PHP are used to build a growing number of web applications, we expect that there will be an increasing interest in tools for the static analysis of scripting languages.

Further Readings

The HSSA algorithm is described further in Chapter 16. Array SSA form — as described in Chapter 17 — was also considered for our algorithm. While we deemed HSSA a better match for the problem space, we believe we could also have adapted Array SSA for this purpose.

Our propagation algorithm is based on the Conditional Constant Propagation algorithm by Pioli and Hind [236]. It was also based on the SSA-based cousin of CCP, *Sparse* Conditional Constant Propagation (SSA-CCP). SSA-CCP is described earlier, in chapters 8, and 17.

Our type-inference algorithm is based on work by Lenart [189], which itself is based on SSA-CCP.

The variant of CCP on which we based our analysis considers alias analysis [115] alongside constant propagation. Our alias analysis was based on "pointsto" analysis by Emami et al. [115]. A more detailed analysis of our alias analysis and how it interacts with constant propagation is available [32]. Previous work also looked at alias analysis in PHP, taking a simpler approach to analyze a subset of PHP [163].

Further propagation algorithms can lead to a more precise analysis. In particular, we believe string analysis, based on work by Wassermann and Su [310], can help reduce the set of possible variables in an alias set.

This chapter is based on original research by Biggar [32], containing more discussion on our alias analysis, our form of SSA construction, and the problem of static analysis of dynamic scripting languages.

24.5 Concluding remarks and further readings

- *
- *
- *

*

*

version|seevariable name|seevariable construction|see SSA destruction|see SSA out-of-SSA|see SSA!destruction

Index

Page numbers are underlined in the index when they represent the definition or the main source of information about whatever is being indexed. A page number is given in *italics* when that page contains an instructive example, use, or discussion of the concept in question.

 γ -function, 8 ϕ reduction, reduction, 236 ϕ removal, reduction, 236 ϕ_{entry} -function, 175 ϕ_{entry} -node, 113 ϕ_{exit} -function, 175 ϕ_{exit} -node, 114 ϕ_{it} -function, 8, 175, 235, 237 ψ -SSA form, 239 ψ -T-SSA, 192, 193 ψ -permutation, 190 ψ -projection, 189, 241 ψ -promotion, 190 ψ -reduction, 189 Φ -function, 123 ϕ -function, 7 ϕ -function, as multiplexer, 7, 8, 97, 224 ϕ -function, lowering, 250 ϕ -function, parallel semantic of, 8 ϕ -function operands, non-split, 254 ϕ -function operands, split, 254 φ-web, 21, 36, 250, 254 ϕ -web, discovery, 256 ϕ -web, discovery., 36 ψ -function, 186, 240 *ψ*-web, 193–195 σ -function, 154, 165, 224 ψ -inlining, 189

affinity, 256 aggressive coalescing, 37 Alias analysis, 287, 288 α -renaming, 70 analysis null pointer, 159, 161 range, 150, 157, 160 analysis, demand-driven, 178 analysis, symbolic, 177 application binary interface, 252 available, <u>127</u> available, can be, <u>127</u>

back edge, 54, 55 back-edge, 100 back-end, compiler, 12, 186 backward analysis, 95, 97, 156 basic-block early, 262 basic-block exit, 257 basic-block late, 262 bitsets, 104 block sinking, 79 branch coalescing, 244 branch instruction problem, 252, 253

C-SSA, 22, 191 calling conventions, 219, 250 CFG merge, 229 chain of recurrences, 115 chaotic iteration, 157 chordal graph, 19 circuits, spatial combination of, 274 circuits, temporal combination of, 274 class inference, 158, 160 cmov, 223 cmov, instruction, 223 coalescing, 193, 239

coalescing, aggressive, 250 coalescing, conservative, 250 coalescing, of variables, 36 code generation, 219 code selection, 183, 219 common subexpression elimination, 121 compositional equational reasoning, 70 conditional move, 235 conjunctive predicate merge, 238 conservative coalescing, 37 constant propagation, 189, 221 construction, see SA297 construction, of ψ -SSA, 188 continuation passing style, 70 control dependency, 272 control-flow graph, 7, 169 conventional, see SSA conventional SSA, 36, 224 C-SSA, 250 conventional SSA form, 36 conventional SSA form, CSSA, 35 conventional SSA, C-SSA, 36, 250 conventional, making SSA, 38 copie, insertion, 250 copy folding, 16, 238 copy mode, semantic of ϕ -operator, 262 copy-folding, 252, 258 copy-propagation, 40 CPS, see continuation critical edge, 36, 126, 166, 249 data dependency, 272 data-flow analysis, 10, 95

data-flow analysis, 10, 95 data-flow analysis, dense, 10 data-flow analysis, non-zero value, 10, 221 data-flow analysis, sparse, 11 data-flow graph, <u>169</u> de-coalescing, 260 dead ϕ -functions, 39 dead code elimination, 39, 163, 182, 189, 249, 252

dead code elimination, partial, 132 dead node elimination, 182 dedicated registers, 221, 250 def-use chains, 11, 15, 32, 39, 108, 188,240 definitions, of ϕ -functions, 97 dense analysis, 151 dependence, anti-, 240 dependence, control-, 187, 226, 233, 240 dependence, data-, 233, 240 dependence, flow-, 186 destruction, 22, see SA297 SSA, 85 destruction, SSA, 104 direct style, 73 dismissible model, 235 DJ-graph, 31, 45, 46 dominance, 18 dominance edge, D-edge, 31 dominance frontier, 45 dominance frontier edge, DF-edge, 31.46 dominance frontier, construction, 32 dominance frontier, DF, 29, 45 dominance property, 29, 258 dominance property, SSA form with, 35 dominates, strictly, 29 dominator immediate, 18 tree, 18, 46, 260, 261 downsafe, 126 dropping λ , 78 parameter, 80 duplicated edge problem, 252, 253 duplicated edges, 249 early point, of a basic block, 262 edge splitting, 36, 37, 249 empty block elimination, 249, 252

entry node, 102

EPIC, 223

excepting instruction, 225 expression SSA form, <u>124</u> expression tree, 122

factored redundancy graph, 123 fall-through, 130 fault safety, 130 floor-planing, 281 formal parameters, 68 forward control flow graph, 54, 100 forward control-flow graph, 16, 95 forward iterated dominance frontier. 56 foward control flow graph, modified, 105 FPGA, 271 free, see variable full redunddancy, 122 fully anticipated, see downsafe functional language, 12, 271

gate, 186 gated instruction, 235 gated single assignment, 175, 184 gated SSA, 276 Gated-SSA form, 186, 237 gating functions, 175 global vale numbering, 189 Global Value Numbering, 258 guard, 185, 186, 241 GVN-PRE, 138

hardware compilation, 267 hardware loop, <u>222</u>, 252 hardware looping, 220 hyper-block, <u>228</u>, 275 hyperblock formation, 243

if-conversion, 188, 225, 233 immediate, *see* dominator incremental update, of SSA, 242 induction variable recognition, 111, 189 insertion of ϕ -function, pessimistic, 40, 63, 65 insertion, of ϕ -function, 28, 45 instruction, 221 Instruction Level Parallelism, ILP, 233 instruction scheduling, prepass, 228 instruction set architecture, 252 ISA, 219, 220, 250 instruction, kill, 222 instruction, predicate define, 223 instruction, pseudo-, 222 interference, 19, 23, 194, 195, 249, 255, 256 interference check, 259 interference graph, 19, 256, 257 interference, conservative, 258 interference, intersection based, 259 interference, strong, 254 interference, ultimate, 257 interference, updating, 258 interference, value based, 258, 259 interior node, 154 invariants, 224 irreducible, 102 irreducible CFG, 56, 87, 96 isolation, of ϕ -node, 251, 257 iterated dominance frontier, 45, 48, 53 iterated dominance frontier, DF⁺, 29 iterated post-dominance frontier, 162 join edge, J-edge, 31, 46 join node, 17, 46 join set, 29 jump threading, 60 just-in-time compiler JIT, 251 just-in-time compiler, JIT, 12 λ -dropping, 78 λ -notation, 71 late point, of a basic block, 262

late point, of a basic block, 20 least common ancestor, 110 let-binding, 68 let-normal form, 75 letrec, 87 live range pinning, 222, 252

live range, as a dominator sub-tree, 261 live-in, 97, 98 live-out, 97 live-range, 18, 21, 28, 96, 97, 196 live-range splitting, 28, 33, 59 liveness, 19, 95, 96, 194, 219 *φ*-function, 97, 257, 262 liveness check, 104, 196, 259 load, dismissible, 225, 236 load, speculative, 236 local variable, 39 lookup table, 279 loop header, 100 loop nesting forest, 45, 53, 87, 95, 224 loop-closed, 83 lost-copy problem, 85, 251, 252, 257 materialization, of copies, 262 minimal SSA, 18 minimal SSA form, 28, 35, 239 minimal, making SSA, 40, 66 minimal, making SSA non-, 40 monadic IR, 90 multiplexer, 276 multiplexer, logic circuit, 271 multiplexing mode, semantic of ϕ operator, 257 myths, 13 name, see variable non-strict, 18 normalized- ψ , 193 null pointer analysis, 159, 161 operand, indirect, 221 operands, explicit, 220 operands, implicit, 220 operation, 221 operator, 221 outermost excluding loop OLE, 102 outermost loop excluding, 102 parallel copies, 251, 252, 254

parallel copy, 36, 154, 222, 224 parallel copy, sequentialization of, 38,263 parallel execution, 240 parallelisation, 183 parallelism, 233 parallelization, 172, 174 parameter dropping, 80 partial product reduction tree, 278 partial redundancy, 122 partial redundancy elimination, 189 partitioned lattice per variable, 152 partitioned variable problems, 152 path duplication, 60, 237, 243 PDG, predicate nodes, 172 PDG, region nodes, 172 PDG, statement nodes, 172 phi-lists, 227 phi-ops, 227 phiweb, 122, 191 PHP, 285 pin- ϕ -web, 255 pining, 193 pinning, 222, 252 PLV problems, 152 PRE, see redundancy elimination, 122 PRE, computational optimality, 125 PRE, correctness, 125 PRE, lifetime optimality, 126 PRE, of loads, 133 PRE, of loads and stores, 132 PRE, of stores), 133 PRE, safety, 125 PRE, speculative, 129 predicate, 185, 186 predicate promotion, 226 predicated execution, 185, 223, 233, 239 predicated switching instruction, 226 predicated switching, SSA-, 226 predication, 189 predication, full, 234 predication, partial, 190, 235 program dependence graph, 172, 183, 226,276

program slicing, 184 projection, 241 pruned SSA, 20 pruned SSA form, 35, 66, 239 pruned SSA, building, 39 pseudo registers, see pseudo registers PVP, 152 range analysis, 150, 157, 160, 221 reachable, by a definition, 28, 54 reaching definition., 34 reducible CFG, 40, 55, 66, 86, 95, 98, 102 reducible loop, 53, 111 redundancy lexical, 122 redundancy elimination, 121 full, 121 partial, 121 syntax-driven, 121 value-driven, 121 referential transparency, 6, 69, 276 region node, 276 register allocation, 12, 19, 37, 219, 222 register promotion, 131 register tuples, 222 registers, status, 221 rematerialization, 183 renaming, of expressions, 124 renaming, of variable., 33 renaming, of variables, 28, 33, 45, 188, 238, 249 scalar evolution, 183 scheduling, 233 scope static, 69 Scripting language, Dynamic language, 285 select, instruction, 220, 223, 233, 235 semi-pruned SSA, 39 side effect expression, 122 statement, 122

SIMD, 220 single definition property, 28, 185 single-entry-node/single-exit-node, SESE, 236 single-entry-single-exit region, 227 sparse analysis, 151 sparseset, 104 speculation, 190, 191, 221, 234, 235, 239,240 speculative execution, 233 splitting strategy, 160 SSA construction, 27 conventional, 22 destruction, 22, 27, 85, 191 minimal, 18, 45 myths, 13 pruned, 20 transformed, 22 SSA destruction, 35, 249 SSA graph, 170 SSA graph, demand-based, 170 SSA, destruction, 249 SSA, graph, 169 SSA, machine level, 249 SSA, updating, 250 SSAPRE, 122, 125, 224 SSAPRE, safety criterion, 126 SSI, see static single information, 153 SSI destruction, 166 SSU, 134, see static single use SSUPRE, 135 stack pointer, 253 Static Single Information, 150, 153 static single information, 149 static single use, 135, 156, 167 store, predicated-, 226 strenght reduction, 183 strict SSA form, 35, 95 strict, making SSA, 38 strict, making SSA non-, 40 strictness, 18 swap problem, 85, 252 symbolic registers, see pseudo registers

synchronous data flow, 271 SystemC, 269

T-SSA, 22 tail duplication, 243 tail-recursive, 73 temporaries, *see* pseudo registers top, top, 10 tranformed, *see* SSA transformed SSA, T-SSA, 36, 225 transient information, 224 translation out of SSA, 22 tree scan, 20, 104 two-address mode, 220, 222, 249, 253

undefined code elimination, 163 undefined variable, 35 unrolling, 84 upward exposed use, 96, 97 upward-exposed use, 19 use-def chain, 15, 115 use-def chains, 39, 170 uses, of ϕ -functions, 97 uses, of ψ -functions, 194, 195

value numbering, 136 value numbering, global, 136 value numbering, optimistic, 137 value state dependence graph, 178 variable free, 69 name, 33 version, 33 variable name, 7, 21, 28 variable renaming, 163 variable version, 124, 249 Verilog, 267 version, see variable Very Long Instruction Word, VLIW, 233 VHDL, 267 virtual isolation, of ϕ -node, 261 virtual registers, see pseudo registers, see pseudo registers Vivado, 269 VLIW, 220, 272

VSDG, 178 VSDG, γ -nodes, 180 VSDG, θ -nodes, 180 VSDG, serializing edge, 180 VSDG, state nodes, 180, 182 VSDG, value nodes, 180

WCET, 226 web, see ϕ -web , 229

XilinxLUT, 280

References

- 1. A. V. Aho and S. C. Johnson. Optimal code generation for expression trees. *J. ACM*, 23(3):488–501, 1976. 278
- Alfred V. Aho, Ravi Sethi, and Jeffrey D. Ullman. Compilers: Principles, Techniques, and Tools. Addison-Wesley series in computer science / World student series edition. Addison-Wesley, 1986. 42, 128, 253
- 3. F. E. Allen and J. Cocke. A program data flow analysis procedure. *Communications of the ACM*, 19(3):137–146, 1976. 186
- 4. Frances E. Allen. Control flow analysis. SIGPLAN Not., 5:1-19, 1970. 186
- 5. Frances E. Allen. Control flow analysis. In *Proceedings of a Symposium on Compiler Optimization*, pages 1–19, New York, NY, USA, 1970. ACM. 203
- J. R. Allen, Ken Kennedy, Carrie Porterfield, and Joe Warren. Conversion of control dependence to data dependence. In *Proceedings of the 10th ACM SIGACT-SIGPLAN* symposium on Principles of programming languages, POPL '83, pages 177–189, New York, NY, USA, 1983. ACM. 259
- Bowen Alpern, Mark N. Wegman, and F. Kenneth Zadeck. Detecting equality of variables in programs. In POPL '88: Proceedings of the 15th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, pages 1–11, New York, NY, USA, 1988. ACM. 11
- 8. Bowen Alpern, Mark N. Wegman, and F. Kenneth Zadeck. Detecting equality of variables in programs. In *Proceedings of the 15th ACM SIGPLAN-SIGACT symposium on Principles of programming languages*, POPL '88, pages 1–11. ACM, 1988. 158, 204, 314
- 9. Scott Ananian. The static single information form. Master's thesis, MIT, September 1999. 187, 188
- 10. Jo ao M.P. Cardoso and Pedro C. Diniz. *Compilation Techniques for Reconfigurable Architectures.* Springer, 2008. 356
- Andrew W. Appel. Compiling with continuations. Cambridge University Press, 1992. 70, 90
- 12. Andrew W. Appel. *Modern Compiler Implementation in {C,Java,ML}*. Cambridge University Press, 1997. 127, 314, 337
- Andrew W. Appel. Modern Compiler Implementation in ML. Cambridge University Press, 1998. 90
- Andrew W. Appel. SSA is functional programming. SIGPLAN Notices, 33(4):17–20, 1998.
 90
- 15. P. Ashenden. *The Designer's Guide to VHDL*. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2001. 341, 356
- 16. David I. August, Daniel A. Connors, Scott A. Mahlke, John W. Sias, Kevin M. Crozier, Ben-Chung Cheng, Patrick R. Eaton, Qudus B. Olaniran, and Wen-mei W. Hwu. Integrated predicated and speculative execution in the impact epic architecture. In *Proceedings* of the 25th annual international symposium on Computer architecture, ISCA '98, pages 227–237, Washington, DC, USA, 1998. IEEE Computer Society. 259

References

- David I. August, Wen-Mei W. Hwu, and Scott A. Mahlke. The partial reverse if-conversion framework for balancing control flow and predication. *Int. J. Parallel Program.*, 27:381– 423, October 1999. 295
- John Aycock and Nigel Horspool. Simple generation of static single assignment form. In Proceedings of the 9th International Conference in Compiler Construction, volume 1781 of Lecture Notes in Computer Science, pages 110–125. Springer, 2000. 42, 66
- Olaf Bachmann, Paul S. Wang, and Eugene V. Zima. Chains of recurrences a method to expedite the evaluation of closed-form functions. In *Proceedings of the international* symposium on Symbolic and algebraic computation, pages 242–249. ACM Press, 1994. 137
- U. Banerjee. Dependence Analysis for Supercomputing. Kluwer Academic Publishers, Boston, 1988. 137, 138
- 21. Rajkishore Barik. *Efficient optimization of memory accesses in parallel programs*. PhD thesis, Rice University, 2010. 337
- Rajkishore Barik and Vivek Sarkar. Interprocedural Load Elimination for Dynamic Optimization of Parallel Programs. In *PACT'09: Proceedings of the 18th International Conference on Parallel Architectures and Compilation Techniques*, pages 41–52, Washington, DC, USA, Sep 2009. IEEE Computer Society. 247
- Denis Barthou, Jean-François Collard, and Paul Feautrier. Fuzzy array dataflow analysis. J. of Parallel and Distributed Computing, 40(2):210–226, 1997. 247
- Samuel Bates and Susan Horwitz. Incremental program testing using program dependence graphs. In POPL '93: Proceedings of the 20th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, pages 384–396, New York, NY, USA, 1993. ACM. 204
- W. Baxter and H. R. Bauer, III. The program dependence graph and vectorization. In POPL '89: Proceedings of the 16th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, pages 1–11, New York, NY, USA, 1989. ACM. 204
- L. Belady. A Study of Replacement of Algorithms for a Virtual Storage Computer. *IBM Systems Journal*, 5:78??101, 1966. 339
- Michael Bender and Martín Farach-Colton. The LCA problem revisited. In Gastón Gonnet, Daniel Panario, and Alfredo Viola, editors, *LATIN 2000: Theoretical Informatics*, volume 1776 of *Lecture Notes in Computer Science*, pages 88–94. Springer, 2000. 128
- Nick Benton, Andrew Kennedy, and George Russell. Compiling Standard ML to Java Bytecodes. In Proceedings of the third ACM SIGPLAN International Conference on Functional Programming (ICFP '98), pages 129–140. ACM Press, 1998. SIGPLAN Notices 34(1), January 1999. 90
- Lennart Beringer. Functional elimination of phi-instructions. *Electronic Notes in Theo*retical Computer Science, 176(3):3–20, 2007. 91
- Lennart Beringer, Kenneth MacKenzie, and Ian Stark. Grail: a functional form for imperative mobile code. *Electronic Notes in Theoretical Computer Science*, 85(1), 2003.
 91
- David A. Berson, Rajiv Gupta, and Mary Lou Soffa. Integrated instruction scheduling and register allocation techniques. In *Proceedings of the 11th International Workshop* on Languages and Compilers for Parallel Computing, LCPC '98, pages 247–262. Springer-Verlag, 1999. 339
- Paul Biggar. Design and Implementation of an Ahead-of-Time Compiler for PHP. PhD thesis, Trinity College Dublin, 2010. 369, 370
- Gianfranco Bilardi and Keshav Pingali. A framework for generalized control dependence. SIGPLAN Not., 31(5):291–300, May 1996. 57, 204
- 34. Jan Olaf Blech, Sabine Glesner, Johannes Leitner, and Steffen Mülling. Optimizing code generation from ssa form: A comparison between two formal correctness proofs in is-abelle/hol. *Electronic Notes in Theoretical Computer Science*, 141(2):33–51, 2005. 43
- David S. Blickstein, Peter W. Craig, Caroline S. Davidson, R. Neil Faiman, Jr., Kent D. Glossop, Richard B. Grove, Steven O. Hobbs, and William B. Noyce. The GEM optimizing compiler system. *Digital Technical Journal*, 4(4):121–136, Fall 1992. 257, 260

- Rastislav Bodík, Rajiv Gupta, and Vivek Sarkar. ABCD: Eliminating array bounds checks on demand. In *PLDI '00: Proceedings of the Conference on Programming Language Design* and Implementation, pages 321–333, New York, NY, USA, 2000. ACM. 111
- Rastislav Bodik, Rajiv Gupta, and Vivek Sarkar. ABCD: eliminating array bounds checks on demand. In *PLDI*, pages 321–333. ACM, 2000. 187, 188
- W. Böhm, J. Hammes, B. Draper, M. Chawathe, C. Ross, R. Rinker, and W. Najjar. Mapping a single assignment programming language to reconfigurable systems. *The Journal of Supercomputing*, 21(2):117–130, February 2002. 357
- 39. Benoit Boissinot, Florian Brandner, Alain Darte, Benoît Dupont de Dinechin, and Fabrice Rastello. A non-iterative data-flow algorithm for computing liveness sets in strict ssa programs. In *Proceedings of the 9th Asian conference on Programming Languages and Systems*, APLAS'11, pages 137–154, Berlin, Heidelberg, 2011. Springer-Verlag. 254, 258
- 40. Benoit Boissinot, Philip Brisk, Alain Darte, and Fabrice Rastello. SSI properties revisited. *ACM Transactions on Embedded Computing Systems*, 2012. Special Issue on Software and Compilers for Embedded Systems. 127, 187
- 41. Benoit Boissinot, Alain Darte, Fabrice Rastello, Benoit Dupont de Dinechin, and Christophe Guillon. Revisiting out-of-SSA translation for correctness, code quality and efficiency. In Proceedings of the 7th annual IEEE/ACM International Symposium on Code Generation and Optimization (CGO'09), pages 114–125. IEEE Computer Society Press, 2009. 43, 254, 256, 259, 264, 265, 313
- 42. Benoit Boissinot, Sebastian Hack, Daniel Grund, Benoît Dupont de Dinechin, and Fabrice Rastello. Fast Liveness Checking for SSA-Form Programs. In CGO '08: Proc. of the sixth annual IEEE/ACM international symposium on Code Generation and Optimization, pages 35–44, 2008. 254
- Florent Bouchez. Étude des problèmes de spilling et coalescing liés à l'allocation de registres en tant que deux phases distinctes. (A Study of Spilling and Coalescing in Register Allocation as Two Separate Phases). PhD thesis, École normale supérieure de Lyon, France, 2009. 337
- Florent Bouchez, Quentin Colombet, Alain Darte, Fabrice Rastello, and Christophe Guillon. Parallel copy motion. In *Proceedings of the 13th International Workshop on Software* & Compilers for Embedded Systems, SCOPES '10, pages 1:1–1:10. ACM, 2010. 339
- Florent Bouchez, Alain Darte, Christophe Guillon, and Fabrice Rastello. Register allocation: What does the NP-completeness proof of chaitin et al. really prove? or revisiting register allocation: Why and how. In *LCPC*, volume 4382, pages 283–298. Springer, 2006. 337
- Florent Bouchez, Alain Darte, and Fabrice Rastello. On the complexity of register coalescing. In CGO '07: Proceedings of the International Symposium on Code Generation and Optimization, pages 102–114, Washington, DC, USA, March 2007. IEEE Computer Society Press. 337, 340
- Florent Bouchez, Alain Darte, and Fabrice Rastello. On the complexity of spill everywhere under SSA form. In Santosh Pande and Zhiyuan Li, editors, *Proceedings of the 2007 ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems* (*LCTES'07*), *San Diego, California, USA, June 13-15, 2007*, pages 103–112. ACM, 2007. 338, 339
- Florent Bouchez, Alain Darte, and Fabrice Rastello. Advanced conservative and optimistic register coalescing. In Proceedings of the 2008 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, CASES 2008, Atlanta, GA, USA, October 19-24, 2008, pages 147–156, 2008. 340
- 49. Marc M. Brandis and Hanspeter Mössenböck. Single-pass generation of static singleassignment form for structured languages. *ACM Transactions on Programming Languages and Systems*, 16(6):1684–1698, Nov 1994. 42
- 50. Matthias Braun, Sebastian Buchwald, Sebastian Hack, Roland Leißa, Christoph Mallon, and Andreas Zwinkau. Simple and efficient construction of static single assignment form. In Compiler Construction - 22nd International Conference, CC 2013, Held as Part of the

European Joint Conferences on Theory and Practice of Software, ETAPS 2013, Rome, Italy, March 16-24, 2013. Proceedings, pages 102–122, 2013. 66

- Matthias Braun and Sebastian Hack. Register Spilling and Live-Range Splitting for SSA-Form Programs. In *Compiler Construction 2009*, volume 5501, pages 174–189. Springer, 2009. 339
- Matthias Braun, Christoph Mallon, and Sebastian Hack. Preference-guided register assignment. In *International Conference on Compiler Construction*, pages 205–223. Springer, 2010. 338, 339
- P. Briggs, K. Cooper, and L Simpson. Value numbering. Software Practice and Experience, 27(6):701–724, 1997. 158
- Preston Briggs, Keith D. Cooper, Timothy J. Harvey, and L. Taylor Simpson. Practical improvements to the construction and destruction of static single assignment form. *Software – Practice and Experience*, 28(8):859–881, July 1998. 42, 91, 264, 265, 313
- Preston Briggs, Keith D. Cooper, and Linda Torczon. Rematerialization. In PLDI '92: Proceedings of the ACM SIGPLAN 1992 conference on Programming language design and implementation, pages 311–321, New York, NY, USA, 1992. ACM. 203, 339
- Philip Brisk, Foad Dabiri, Jamie Macbeth, and Majid Sarrafzadeh. Polynomial Time Graph Coloring Register Allocation. In 14th International Workshop on Logic and Synthesis. ACM Press, 2005. 337
- 57. Christian Bruel. If-Conversion SSA Framework for partially predicated VLIW architectures. In *ODES 4*, pages 5–13. SIGPLAN, ACM and IEEE, March 2006. 261
- Zoran Budimlic, Keith D. Cooper, Timothy J. Harvey, Ken Kennedy, Timothy S. Oberg, and Steven W. Reeves. Fast copy coalescing and live-range identification. In *International Conference on Programming Language Design and Implementation (PLDI'02)*, pages 25–32. ACM Press, June 2002. 24, 265, 266, 314
- 59. M. Budiu and S. Goldstein. Compiling application-specific hardware. In *Proc. of the Intl. Conf. on Field Programmable Logic and Applications (FPL)*, pages 853–863, 2002. 356
- T. Callahan, J. Hauser, and J. Wawrzynek. The Garp architecture and C compiler. *Computer*, 33(4):62–69, 2000. 356
- 61. Andrew Canis, Jongsok Choi, Mark Aldham, Victor Zhang, Ahmed Kammoona, Jason H. Anderson, Stephen Brown, and Tomasz Czajkowski. High-level synthesis for fpga-based processor/accelerator systems. In *Proceedings of the 19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays*, FPGA '11, pages 33–36. ACM, Mar. 2011. 357
- L. Carter, B. Simon, B. Calder, L. Carter, and J. Ferrante. Predicated static single assignment. In Proc. of the 1999 Intl. Conf. on Parallel Architectures and Compilation Techniques (PACT'99), page 245, Washington, DC, USA, 1999. IEEE Computer Society. 217, 356
- G. J. Chaitin, M. A. Auslander, A. K. Chandra, J. Cocke, M. E. Hopkins, and P. W. Markstein. Register allocation via graph coloring. *Journal of Computer Languages*, 6:45–57, 1981. 337
- 64. Gregory J. Chaitin. Register allocation & spilling via graph coloring. In SIGPLAN Symp. on Compiler Construction (CC'82), pages 98–105. ACM Press, 1982. 314
- Gregory J. Chaitin, Marc A. Auslander, Ashok K. Chandra, John Cocke, Martin E. Hopkins, and Peter W. Markstein. Register allocation via coloring. *Computer Languages*, 6:47–57, January 1981. 25, 313, 314
- Manuel M. T. Chakravarty, Gabriele Keller, and Patryk Zadarnowski. A functional perspective on SSA optimisation algorithms. *Electronic Notes in Theoretical Computer Science*, 82(2), 2003. 91
- Craig Chambers and David Ungar. Customization: optimizing compiler technology for self, a dynamically-typed object-oriented programming language. *SIGPLAN Not.*, 24(7):146–160, 1989. 188
- Shing-Chow Chan, G. R. Gao, B. Chapman, T. Linthicum, and A. Dasgupta. Open64 compiler infrastructure for emerging multicore/manycore architecture All Symposium Tutorial. 2008 IEEE International Symposium on Parallel and Distributed Processing, pages 1–1, 2008. 253

- Barbara Chapman, Deepak Eachempati, and Oscar Hernandez. Experiences Developing the OpenUH Compiler and Runtime Infrastructure. *Int. J. Parallel Program.*, 41(6):825– 854, December 2013. 253
- Jong Choi, Vivek Sarkar, and Edith Schonberg. Incremental computation of static single assignment form. In *Compiler Construction*, pages 223–237. IBM T.J. Watson Research Center P. O. Box 704 10598 Yorktown Heights NY P. O. Box 704 10598 Yorktown Heights NY, Springer Berlin / Heidelberg, 1996. 66
- Jong-Deok Choi, Ron Cytron, and Jeanne Ferrante. Automatic construction of sparse data flow evaluation graphs. In POPL '91: Proceedings of the 18th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, pages 55–66, New York, NY, USA, 1991. ACM. 24, 111, 187, 188
- 72. F. Chow, S. Chan, R. Kennedy, S. Liu, R. Lo, and P. Tu. A new algorithm for partial redundancy elimination based on ssa form. In *Proceedings of the ACM SIGPLAN '97 Conference on Programming Language Design and Implementation*, pages 273–286, 1997. 157
- Fred Chow, Sun Chan, Robert Kennedy, Shin-Ming Liu, Raymond Lo, and P. Tu. A new algorithm for partial redundancy elimination based on ssa form. ACM SIGPLAN Notices, 32(5):273 – 286, 1997. 217
- Fred Chow, Sun Chan, Shin Ming Liu, Raymond Lo, and Mark Streich. Effective representation of aliases and indirect memory operations in ssa form. In *Compiler Construction*, pages 253–267. Springer Berlin Heidelberg, 1996. 230
- Fred C. Chow. Minimizing register usage penalty at procedure calls. In Proceedings of the ACM SIGPLAN '88 Conference on Programming Language Design and Implementation, pages 85–94, July 1988. 158
- Fred C Chow and John L Hennessy. The priority-based coloring approach to register allocation. ACM Transactions on Programming Languages and Systems (TOPLAS), 12(4):501–536, 1990. 337
- Weihaw Chuang, Brad Calder, and Jeanne Ferrante. Phi-predication for light-weight if-conversion. In *Proceedings of the International Symposium on Code Generation and Optimization (CGO'03)*, CGO '03, pages 179–190, Washington, DC, USA, 2003. IEEE Computer Society. 260, 261, 295
- C. Click. Global code motion global value numbering. In SIGPLAN International Conference on Programming Languages Design and Implementation, pages 246 – 257, 1995. 217
- Clifford Click. Combining Analyses, Combining Optimizations. PhD thesis, Rice University, February 1995. 66
- 80. J. Cocke and J. Schwartz. Programming languages and their compilers. Technical report, Courant Institute of Mathematical Sciences, New York University, April 1970. 158
- Josep M. Codina, Jesús Sánchez, and Antonio González. A unified modulo scheduling and register allocation technique for clustered processors. In *Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques*, PACT '01, pages 175–184. IEEE Computer Society, 2001. 339
- Quentin Colombet. Decoupled (SSA-based) register allocators : from theory to practice, coping with just-in-time compilation and embedded processors constraints. PhD thesis, Ecole normale supérieure de lyon - ENS LYON, December 2012. 337
- Quentin Colombet, Benoit Boissinot, Philip Brisk, Sebastian Hack, and Fabrice Rastello. Graph-coloring and register allocation using repairing. In *CASES*, pages 45–54, 2011. 337, 338
- Robert P. Colwell, Robert P. Nix, John J. O'Donnell, David B. Papworth, and Paul K. Rodman. A vliw architecture for a trace scheduling compiler. In *Proceedings of the second international conference on Architectual support for programming languages and operating systems*, ASPLOS-II, pages 180–192, Los Alamitos, CA, USA, 1987. IEEE Computer Society Press. 257
- 85. Keith D. Cooper, Timothy J. Harvey, and Ken Kennedy. An empirical study of iterative data-flow analysis. In *CIC '06: Proceedings of the Conference on Computing*, pages 266–276, Washington, DC, USA, 2006. IEEE Computer Society. 110

- Keith D. Cooper, Timothy J. Harvey, and Ken Kennedy. An empirical study of iterative dataflow analysis. In 15th International Conference on Computing (ICC'06), pages 266–276, Washington, DC, USA, 2006. IEEE Computer Society. 127
- Keith D Cooper and L Taylor Simpson. Live range splitting in a graph coloring register allocator. In *International Conference on Compiler Construction*, pages 174–187. Springer, 1998. 340
- Keith D. Cooper, L. Taylor Simpson, and Christopher A. Vick. Operator strength reduction. ACM Trans. Program. Lang. Syst., 23(5):603–625, 2001. 203
- Keith D. Cooper and Linda Torczon. Engineering a Compiler. Morgan Kaufmann, 2004. 128
- 90. Intel Corp. Arria10 device overview, 2017. 357
- P. Cousot and N.. Halbwachs. Automatic discovery of linear restraints among variables of a program. In POPL, pages 84–96. ACM, 1978. 187
- 92. Ron Cytron and Jeanne Ferrante. What's in a Name? Or the Value of Renaming for Parallelism Detection and Storage Allocation. *Proceedings of the 1987 International Conference on Parallel Processing*, pages 19–27, August 1987. 337
- 93. Ron Cytron, Jeanne Ferrante, Barry K. Rosen, Mark N. Wegman, and F. Kenneth Zadeck. An efficient method of computing static single assignment form. In POPL '89: Proceedings of the 16th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, pages 25–35, New York, NY, USA, 1989. ACM. 11, 42
- 94. Ron Cytron, Jeanne Ferrante, Barry K. Rosen, Mark N. Wegman, and F. Kenneth Zadeck. Efficiently computing static single assignment form and the control dependence graph. ACM Transactions on Programming Languages and Systems, 13(4):451–490, 1991. 24, 42, 57, 66, 203, 264, 312
- 95. Olivier Danvy, Kevin Millikin, and Lasse R. Nielsen. On one-pass CPS transformations. *Journal of Functional Programming*, 17(6):793–812, 2007. 90
- Olivier Danvy and Ulrik Pagh Schultz. Lambda-dropping: transforming recursive equations into programs with block structure. *Theoretical Computer Science*, 248(1-2):243–287, 2000. 90
- 97. Alain Darte, Yves Robert, and Frederic Vivien. *Scheduling and Automatic Parallelization*. Birkhauser Boston, 1st edition, 2000. 204
- Dibyendu Das and U. Ramakrishna. A practical and fast iterative algorithm for Φ-function computation using dj graphs. ACM Trans. Program. Lang. Syst., 27(3):426–440, May 2005. 58
- B. Dupont de Dinechin, F. de Ferri, C. Guillon, and A. Stoutchinin. Code generator optimizations for the st120 dsp-mcu core. In *Proceedings of the 2000 international conference* on Compilers, architecture, and synthesis for embedded systems, CASES '00, pages 93–102, New York, NY, USA, 2000. ACM. 254, 255
- Benoît Dupont de Dinechin. A unified software pipeline construction scheme for modulo scheduled loops. In Parallel Computing Technologies, 4th International Conference, PaCT-97, volume 1277 of Lecture Notes in Computer Science, pages 189–200, 1997. 263
- Benoît Dupont de Dinechin. Extending modulo scheduling with memory reference merging. In 8th International Conference on Compiler Construction, 8th International Conference, CC'99, pages 274–287, 1999. 254
- 102. Benoît Dupont de Dinechin. Time-Indexed Formulations and a Large Neighborhood Search for the Resource-Constrained Modulo Scheduling Problem. In *3rd Multidisciplinary International Scheduling conference: Theory and Applications (MISTA)*, 2007. 254
- Benoît Dupont de Dinechin. Inter-Block Scoreboard Scheduling in a JIT Compiler for VLIW Processors. In *Euro-Par 2008*, pages 370–381, 2008. 254
- 104. Benoît Dupont de Dinechin, Christophe Monat, Patrick Blouet, and Christian Bertin. Dsp-mcu processor optimization for portable applications. *Microelectron. Eng.*, 54(1-2):123–132, December 2000. 254
- 105. François de Ferrière. Improvements to the psi-SSA representation. In Proceedings of the 10th International Workshop on Software and Compilers for Embedded Systems (SCOPES), SCOPES '07, pages 111–121. ACM, 2007. 217, 261, 262, 356

- Jeffrey Dean and Sanjay Ghemawat. Mapreduce: simplified data processing on large clusters. *Communications of the ACM*, 51(1):107–113, 2008. 345, 357
- 107. J. B. Dennis. First version of a data flow procedure language. In *Programming Symposium*, *Proceedings Colloque sur la Programmation*, pages 362–376, London, UK, 1974. Springer-Verlag. 203
- 108. J. B. Dennis. Data flow supercomputers. Computer, 13(11):48-56, 1980. 203
- D. M. Dhamdhere. E-path_pre: partial redundancy made easy. SIGPLAN Notices, 37(8):53– 65, 2002. 157
- 110. K. Drechsler and M. Stadel. A variation of knoop, rüthing and steffen's lazy code motion. *SIGPLAN Notices*, 28(5):29–38, 1993. 157
- 111. Evelyn Duesterwald, Rajiv Gupta, and Mary Lou Soffa. Reducing the cost of data flow analysis by congruence partitioning. In CC '94: Proceedings of the Conference on Compiler Construction, pages 357–373, London, UK, 1994. Springer-Verlag. 111
- 112. Dietmar Ebner, Florian Brandner, Bernhard Scholz, Andreas Krall, Peter Wiedermann, and Albrecht Kadlec. Generalized instruction selection using SSA -graphs. In Krisztián Flautner and John Regehr, editors, *Proceedings of the 2008 ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES'08), Tucson, AZ, USA, June 12-13, 2008*, pages 31–40. ACM, 2008. 279
- 113. Dietmar Ebner, Florian Brandner, Bernhard Scholz, Andreas Krall, Peter Wiedermann, and Albrecht Kadlec. Generalized instruction selection using SSA-graphs. In *LCTES '08: Proceedings of the 2008 ACM SIGPLAN-SIGBED conference on languages, compilers, and tools for embedded systems*, pages 31–40, New York, NY, USA, 2008. ACM. 203
- Erik Eckstein, Oliver König, and Bernhard Scholz. Code Instruction Selection Based on SSA-Graphs. In Andreas Krall, editor, SCOPES, volume 2826 of Lecture Notes in Computer Science, pages 49–65. Springer, 2003. 279
- 115. Maryam Emami, Rakesh Ghiya, and Laurie J. Hendren. Context-sensitive interprocedural points-to analysis in the presence of function pointers. In *Proceedings of the ACM SIGPLAN* 1994 conference on Programming language design and implementation, PLDI '94, pages 242–256, New York, NY, USA, 1994. ACM. 370
- 116. Pedro C. Diniz et al. DEFACTO compilation and synthesis system. *Elsevier Journal on Microprocessors and Microsystems*, 29(2):51–62, 2005. 356
- 117. J. Fabri. Automatic Storage Optimization. Proc ACM SIGPLAN Symp. on Compiler Construction, 1979. 337
- 118. Jesse Zhixi Fang. Compiler algorithms on if-conversion, speculative predicates assignment and predicated code optimizations. In *Proceedings of the 9th International Workshop on Languages and Compilers for Parallel Computing*, LCPC '96, pages 135–153, London, UK, UK, 1997. Springer-Verlag. 260, 261, 262
- Paolo Faraboschi, Geoffrey Brown, Joseph A. Fisher, Giuseppe Desoli, and Fred Homewood. Lx: a technology platform for customizable vliw embedded processing. SIGARCH Comput. Archit. News, 28(2):203–213, May 2000. 254, 259
- 120. Martin Farach and Vincenzo Liberatore. On local register allocation. In SODA '98: Proceedings of the ninth annual ACM-SIAM Symposium on Discrete Algorithms, pages 564–573, Philadelphia, PA, USA, 1998. Society for Industrial and Applied Mathematics. 339
- P. Feautrier. Parametric integer programming. *RAIRO Recherche OpÄlrationnelle*, 22:243–268, September 1988. 137
- 122. J. Ferrante, M. Mace, and B. Simons. Generating sequential code from parallel code. In *ICS '88: Proceedings of the 2nd international conference on Supercomputing*, pages 582–592, New York, NY, USA, 1988. ACM. 204
- 123. Jeanne Ferrante and Mary Mace. On linearizing parallel code. In POPL '85: Proceedings of the 12th ACM SIGACT-SIGPLAN symposium on Principles of programming languages, pages 179–190, New York, NY, USA, 1985. ACM. 204
- Jeanne Ferrante, Karl J. Ottenstein, and Joe D. Warren. The program dependence graph and its use in optimization. ACM Trans. on Programming Languages and Systems, 9(3):319– 349, 1987. 11, 203, 260

- 125. Stephen J. Fink, Kathleen Knobe, and Vivek Sarkar. Unified analysis of array and object references in strongly typed languages. In SAS '00: Proceedings of the 7th International Symposium on Static Analysis, pages 155–174, London, UK, 2000. Springer-Verlag. 247
- 126. Cormac Flanagan, Amr Sabry, Bruce F. Duba, and Matthias Felleisen. The essence of compiling with continuations. In *Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI'93)*, pages 237–247. ACM Press, 1993. 90
- 127. F??nic?? Gavril. The intersection graphs of subtrees in trees are exactly the chordal graphs. *Journal of Combinatorial Theory, Series B*, 16(1):47–56, 1974. 337
- Thomas Gawlitza, Jerome Leroux, Jan Reineke, Helmut Seidl, Gregoire Sutre, and Reinhard Wilhelm. Polynomial precise interval analysis revisited. *Efficient Algorithms*, 1:422 – 437, 2009. 188
- 129. Lal George and Andrew W. Appel. Iterated register coalescing. ACM Transactions on Programming Languages and Systems, 18(3):300–324, May 1996. 337, 340
- 130. Lal George and Blu Matthias. Taming the ixp network processor. In *PLDI*, pages 26–37. ACM, 2003. 187
- 131. M. Gerlek, M. Wolfe, and E. Stoltz. A Reference Chain Approach for Live Variables. Technical Report CSE 94-029, Oregon Graduate Institute of Science & Technology, 1994. 127
- 132. Michael P. Gerlek, Eric Stoltz, and Michael Wolfe. Beyond induction variables: Detecting and classifying sequences using a demand-driven ssa form. ACM Transactions on Programming Languages and Systems, 17(1):85–122, 1995. 138, 203
- 133. David M. Gillies, Dz-ching Roy Ju, Richard Johnson, and Michael Schlansker. Global predicate analysis and its application to register allocation. In *Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture*, MICRO 29, pages 114–125, Washington, DC, USA, 1996. IEEE Computer Society. 256, 257
- Sabine Glesner. An ASM semantics for SSA intermediate representations. In Wolf Zimmermann and Bernhard Thalheim, editors, *Abstract State Machines*, volume 3052 of *LNCS*, pages 144–160. Springer, 2004. 91
- Ricardo E. Gonzalez. Xtensa: A configurable and extensible processor. *IEEE Micro*, 20(2):60–70, March 2000. 256
- 136. J. R. Goodman and W.-C. Hsu. Code scheduling and register allocation in large basic blocks. In *Proceedings of the 2nd international conference on Supercomputing*, ICS '88, pages 442–452, New York, NY, USA, 1988. ACM. 263
- 137. Kronos Group. Opencl overview, 2018. 356
- 138. Daniel Grund and Sebastian Hack. A fast cutting-plane algorithm for optimal coalescing. In Compiler Construction, 16th International Conference, CC 2007, volume 4420 of Lecture Notes in Computer Science, pages 111–125. Springer, 2007. 340
- Z. Guo, B. Buyukkurt, J. Cortes, A. Mitra, and W. Najjar. A compiler intermediate representation for reconfigurable fabrics. *Int. J. Parallel Program.*, 36(5):493–520, 2008. 356
- 140. Yuri Gurevich. Sequential abstract-state machines capture sequential algorithms. *ACM Transactions on Computational Logic (TOCL)*, 1(1):77–111, 2000. 91
- 141. Sebastian Hack. *Register Allocation for Programs in SSA Form*. PhD thesis, Universität Karlsruhe, October 2007. 337
- 142. Sebastian Hack, Daniel Grund, and Gerhard Goos. Towards Register Allocation for Programs in SSA Form. Technical Report 2005-27, University of Karlsruhe, September 2005. 337
- 143. A. Hagiescu, W.-F. Wong, D. Bacon, and R. Rabbah. A computing origami: folding streams in FPGAs. In *Proc. of the 2009 ACM/IEEE Design Automation Conf. (DAC)*, pages 282–287, 2009. 357
- 144. Rebecca Hasti and Susan Horwitz. Using static single assignment form to improve flowinsensitive pointer analysis. In *Proceedings of the ACM SIGPLAN 1998 Conference on Programming Language Design and Implementation*, pages 97–105, 1998. 13
- 145. W. Havanki, S. Banerjia, and T. Conte. Treegion scheduling for wide issue processors. *High-Performance Computer Architecture, International Symposium on*, 0:266, 1998. 263

- 146. Paul Havlak. Construction of thinned gated single-assignment form. In In Proc. 6rd Workshop on Programming Languages and Compilers for Parallel Computing, pages 477–499. Springer Verlag, 1993. 204
- 147. Paul Havlak. Nesting of Reducible and Irreducible Loops. ACM Transactions on Programming Languages and Systems, 19(4):557–567, 1997. 91, 128, 258
- 148. Matthew S. Hecht. Flow Analysis of Computer Programs. Elsevier, 1977. 186
- Matthew S. Hecht and Jeffrey D. Ullman. Analysis of a simple algorithm for global data flow problems. In POPL '73: Proceedings of the Symposium on Principles of Programming Languages, pages 207–217, New York, NY, USA, 1973. ACM. 110
- 150. A. Hormati, M. Kudlur, S. Mahlke, D. Bacon, and R. Rabbah. Optimus: Efficient Realization of Streaming Applications on FPGAs. In Proc. of the 2008 Intl. Conf. on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), pages 41–50, 2008. 357
- 151. Wen-Mei W. Hwu, Scott A. Mahlke, William Y. Chen, Pohua P. Chang, Nancy J. Warter, Roger A. Bringmann, Roland G. Ouellette, Richard E. Hank, Tokuzo Kiyohara, Grant E. Haab, John G. Holm, and Daniel M. Lavery. The superblock: an effective technique for vliw and superscalar compilation. *J. Supercomput.*, 7(1-2):229–248, May 1993. 263
- 152. Xilinx Inc. Vivado high-level synthesis, 2014. 357
- 153. Xilinx Inc. Virtex ultrascale+ FPGA devices, 2016. 357
- 154. Margarida F. Jacome, Gustavo De Veciana, and Satish Pillai. Clustered vliw architectures with predicated switching. In *Proceedings of the 38th Design Automation Conference, DAC*, pages 696–701, 2001. 260, 295
- 155. Johan Janssen and Henk Corporaal. Making graphs reducible with controlled node splitting. ACM Transactions on Programming Languages and Systems, 19:1031–1052, November 1997. 128
- 156. Simon Holm Jensen, Anders Møller, and Peter Thiemann. Type analysis for javascript. In *Proceedings of the 16th International Symposium on Static Analysis*, SAS '09, pages 238–255, Berlin, Heidelberg, 2009. Springer-Verlag. 369
- 157. Neil Johnson and Alan Mycroft. Combined code motion and register allocation using the value state dependence graph. In *In Proc. 12th International Conference on Compiler Construction (CC'03) (April 2003*, pages 1–16, 2003. 204
- 158. Neil E. Johnson. Code size optimization for embedded processors. Technical Report UCAM-CL-TR-607, University of Cambridge, Computer Laboratory, November 2004. 204
- R. Johnson, D. Pearson, and K. Pingali. The program tree structure. In *PLDI*, pages 171–185. ACM, 1994. 188
- 160. Richard Johnson and Keshav Pingali. Dependence-based program analysis. In PLDI '93: Proceedings of the Conference on Programming Language Design and Implementation, pages 78–89, New York, NY, USA, 1993. ACM. 111
- Richard Johnson and Keshav Pingali. Dependence-based program analysis. In *PLDI*, pages 78–89. ACM, 1993. 188
- 162. Thomas Johnsson. Lambda lifting: Transforming programs to recursive equations. In Jean-Pierre Jouannaud, editor, *Functional Programming Languages and Computer Architecture, Proceedings*, volume 201 of *LNCS*, pages 190–203. Springer, 1985. 90
- 163. Nenad Jovanovic, Christopher Kruegel, and Engin Kirda. Pixy: A static analysis tool for detecting web application vulnerabilities (short paper). In 2006 IEEE Symposium on Security and Privacy, pages 258–263, 2006. 369, 370
- 164. John B. Kam and Jeffrey D. Ullman. Global data flow analysis and iterative algorithms. *Journal of the ACM (JACM)*, 23(1):158–171, 1976. 110, 127
- 165. John B. Kam and Jeffrey D. Ullman. Monotone data flow analysis frameworks. Acta Informatica, 7(3):305–317, Sep 1977. 186
- 166. Daniel Kästner and Sebastian Winkel. ILP-based Instruction Scheduling for IA-64. In Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers and Tools for Embedded Systems, LCTES '01, pages 145–154, New York, NY, USA, 2001. ACM. 254
- 167. Richard Kelsey. A correspondence between continuation passing style and static single assignment form. In *Intermediate Representations Workshop*, pages 13–23, 1995. 90

- 168. Andrew Kennedy. Compiling with continuations, continued. In Ralf Hinze and Norman Ramsey, editors, Proceedings of the 12th ACM SIGPLAN International Conference on Functional Programming, ICFP 2007, Freiburg, Germany, October 1-3, 2007, pages 177– 190. ACM Press, 2007. 90
- K. W. Kennedy. Node Listings applied to Data Flow Analysis. In 2nd ACM SIGACT-SIGPLAN symposium on Principles of Programming Languages (POPL'75), pages 10–21. ACM, 1975. 127
- 170. R. Kennedy, S. Chan, S. Liu, R. Lo, P. Tu, and F. Chow. Partial redundancy elimination in ssa form. *ACM Trans. Program. Lang. Syst.*, 21(3):627–676, 1999. 157
- 171. R. Kennedy, F. Chow, P. Dahl, S. Liu, R. Lo, P. Tu, and M. Streich. Strength reduction via ssapre. In Proceedings of the Seventh International Conference on Compiler Construction, 1988. 158
- 172. Robert Kennedy, Sun Chan, Shin-Ming Liu, Raymond Lo, Peng Tu, and Fred Chow. Partial Redundancy Elimination in SSA Form. ACM Trans. Program. Lang. Syst., 21(3):627–676, May 1999. 258, 264
- 173. Uday P. Khedker and Dhananjay M. Dhamdhere. Bidirectional data flow analysis: myths and reality. *SIGPLAN Not.*, 34(6):47–57, 1999. 187
- 174. Gary A. Kildall. A unified approach to global program optimization. In *Proceedings of the 1st Annual ACM SIGACT-SIGPLAN Symposium on Principles of Programming Languages* (POPL'73), pages 194–206. ACM Press, 1973. 126, 186
- 175. V. Kislenkov, V. Mitrofanov, and E. Zima. Multidimensional chains of recurrences. In Proceedings of the 1998 international symposium on symbolic and algebraic computation, pages 199–206. ACM Press, 1998. 137
- 176. Kathleen Knobe and Vivek Sarkar. Array SSA form and its use in Parallelization. Conf. Rec. Twenty-fifth ACM Symposium on Principles of Programming Languages, San Diego, California, January 1998. 247
- 177. Kathleen Knobe and Vivek Sarkar. Conditional constant propagation of scalar and array references using array SSA form. In Giorgio Levi, editor, *Lecture Notes in Computer Science*, 1503, pages 33–56. Springer-Verlag, 1998. Proceedings from the 5th International Static Analysis Symposium. 247
- 178. J. Knoop, O. Rüthing, and B. Steffen. Lazy code motion. In Proceedings of the ACM SIGPLAN '92 Conference on Programming Language Design and Implementation, pages 224–234, 1992. 157
- J. Knoop, O. Rüthing, and B. Steffen. Lazy strength reduction. *Journal of Programming Languages*, 1(1):71–91, 1993. 158
- J. Knoop, O. Rüthing, and B. Steffen. Optimal code motion: theory and practice. ACM Trans. Program. Lang. Syst., 16(4):1117–1155, 1994. 157
- 181. M. Lam. Software Pipelining: an Effective Scheduling Technique for VLIW Machines. In PLDI '88: Proc. of the ACM SIGPLAN 1988 conference on Programming Language Design and Implementation, pages 318–328, 1988. 263
- 182. Peter Landin. A generalization of jumps and labels. Technical report, UNIVAC Systems Programming Research, August 1965. Reprinted in Higher Order and Symbolic Computation, 11(2):125-143, 1998, with a foreword by Hayo Thielecke. 90
- 183. Christopher Lapkowski and Laurie J. Hendren. Extended ssa numbering: introducing ssa properties to languages with multi-level pointers. In *Proceedings of the 1996 conference of the Centre for Advanced Studies on Collaborative research*, CASCON '96, pages 23–34. IBM Press, 1996. 259
- 184. Chris Lattner and Vikram S. Adve. LLVM: A compilation framework for lifelong program analysis & transformation. In *Code Generation and Optimization, CGO 2004*, pages 75–88, Palo Alto, CA, March 2004. IEEE Computer Society. 253
- Peeter Laud, Tarmo Uustalu, and Varmo Vene. Type systems equivalent to data-flow analyses for imperative languages. *Theoretical Computer Science*, 364(3):292–310, 2006.
 91

388

- Alan C. Lawrence. Optimizing compilation with the Value State Dependence Graph. Technical Report UCAM-CL-TR-705, University of Cambridge, Computer Laboratory, December 2007. 204
- 187. E. Lee and D. Messerschmitt. Synchronous data flow. Proc. of the IEEE, 75(9):1235–1245, 1987. 357
- J.-Y. Lee and I.-C. Park. Address code generation for dsp instruction-set architectures. ACM Trans. Des. Autom. Electron. Syst., 8(3):384–395, 2003. 254, 256
- 189. Alexandre Lenart, Christopher Sadler, and Sandeep K. S. Gupta. Ssa-based flow-sensitive type analysis: combining constant and type propagation. In *Proceedings of the 2000 ACM* symposium on Applied computing - Volume 2, SAC '00, pages 813–817, New York, NY, USA, 2000. ACM. 370
- 190. Allen Leung and Lal George. Static single assignment form for machine code. In International Conference on Programming Language Design and Implementation (PLDI'99), PLDI '99, pages 204–214, New York, NY, USA, 1999. ACM. 255, 265, 314
- 191. Rainer Leupers. *Retargetable Code Generation for Digital Signal Processors*. Kluwer Academic Publishers, Norwell, MA, USA, 1997. 254
- 192. Rainer Leupers. Exploiting conditional instructions in code generation for embedded vliw processors. In *Proceedings of the conference on Design, automation and test in Europe*, DATE '99, New York, NY, USA, 1999. ACM. 260
- 193. Shin-Ming Liu, Raymond Lo, and Fred Chow. Loop induction variable canonicalization in parallelizing compilers. *Proceedings of the 1996 Conference on Parallel Architectures* and Compilation Techniques (PACT '96), page 228, 1996. 138
- 194. Raymond Lo, Fred Chow, Robert Kennedy, Shin-Ming Liu, and Peng Tu. Register promotion by sparse partial redundancy elimination of loads and stores. In *Proceedings of the* ACM SIGPLAN '98 Conference on Programming Language Design and Implementation, pages 26–37. ACM, 1998. 158, 187
- 195. Fancesco Logozzo and Manuel Fahndrich. Pentagons: a weakly relational abstract domain for the efficient validation of array accesses. In SAC, pages 184–188. ACM, 2008. 187
- 196. P. Geoffrey Lowney, Stefan M. Freudenberger, Thomas J. Karzes, W. D. Lichtenstein, Robert P. Nix, John S. O'Donnell, and John Ruttenberg. The multiflow trace scheduling compiler. J. Supercomput., 7(1-2):51–142, May 1993. 257, 259, 260, 263
- 197. Guei-Yuan Lueh, Thomas Gross, and Ali-Reza Adl-Tabatabai. Fusion-based register allocation. ACM Trans. Program. Lang. Syst., 22(3):431–470, May 2000. 337
- 198. LLVM Website. http://llvm.cs.uiuc.edu. 278
- 199. S. Mahlke, R. Ravindran, M. Schlansker, R. Schreiber, and T. Sherwood. Bitwidth cognizant architecture synthesis of custom hardware accelerators. *Computer-Aided Design* of Integrated Circuits and Systems, IEEE Transactions on, 20(11):1355–1371, 2001. 188
- 200. Scott A. Mahlke, William Y. Chen, Wen-mei W. Hwu, B. Ramakrishna Rau, and Michael S. Schlansker. Sentinel scheduling for vliw and superscalar processors. In *Proceedings of the fifth international conference on Architectural support for programming languages and operating systems*, ASPLOS-V, pages 238–247, New York, NY, USA, 1992. ACM. 259
- 201. Scott A. Mahlke, Richard E. Hank, James E. McCormick, David I. August, and Wen-Mei W. Hwu. A comparison of full and partial predicated execution support for ilp processors. In *Proceedings of the 22nd annual international symposium on Computer architecture*, ISCA '95, pages 138–150, New York, NY, USA, 1995. ACM. 257, 259
- 202. Scott A. Mahlke, David C. Lin, William Y. Chen, Richard E. Hank, and Roger A. Bringmann. Effective compiler support for predicated execution using the hyperblock. In *Proceedings* of the 25th Annual International Symposium on Microarchitecture, MICRO 25, pages 45–54, Los Alamitos, CA, USA, 1992. IEEE Computer Society Press. 262, 263, 295, 356
- 203. Yutaka Matsuno and Atsushi Ohori. A type system equivalent to static single assignment. In Annalisa Bossi and Michael J. Maher, editors, *Proceedings of the 8th International ACM SIGPLAN Conference on Principles and Practice of Declarative Programming (PPDP'06)*, pages 249–260. ACM Press, 2006. 91
- 204. Cathy May. The parallel assignment problem redefined. *IEEE Transactions on Software Engineering*, 15(6):821–824, June 1989. 91, 314

- David McAllester. On the complexity analysis of static analyses. Journal of the ACM, 49:512–537, July 2002. 127
- P. Metzgen and D. Nancekievill. Multiplexer restructuring for FPGA implementation cost reduction. In *Proc. of the ACM/IEEE Design Automation Conf. (DAC)*, pages 421–426, 2005. 356
- Antoine Miné. The octagon abstract domain. *Higher Order Symbol. Comput.*, 19:31–100, 2006. 187
- Eugenio Moggi. Notions of computation and monads. *Information and Computation*, 93(1):55–92, 1991. 90
- E. Morel and C. Renvoise. Global optimization by suppression of partial redundancies. Communications of the ACM, 22(2):96–103, 1979. 157
- 210. Robert Morgan. Building an optimizing compiler, January 1998. 217
- 211. Hanspeter Mössenböck and Michael Pfeiffer. Linear scan register allocation in the context of ssa form and register constraints. In R. Nigel Horspool, editor, *Compiler Construction*, pages 229–246. Springer Berlin Heidelberg, 2002. 338
- Rajeev Motwani, Krishna V. Palem, Vivek Sarkar, and Salem Reyen. Combining register allocation and instruction scheduling. Technical report, Stanford University, Stanford, CA, USA, 1995. 339
- 213. Steven S. Muchnick. Advanced Compiler Design and Implementation. Morgan Kaufmann, 1997. 253
- B. Murphy, V. Menon, F. Schneider, T. Shpeisman, and A. Adl-Tabatabai. Fault-safe code motion for type-safe languages. In *Proceedings of the 6th annual IEEE/ACM international* symposium on Code generation and optimization, pages 144–154, 2008. 157
- 215. Mangala Gowri Nanda and Saurabh Sinha. Accurate interprocedural null-dereference analysis for java. In *ICSE*, pages 133–143, 2009. 188
- Flemming Nielson, Hanne R. Nielson, and Chris Hankin. Principles of Program Analysis. Springer-Verlag New York, Inc., Secaucus, NJ, USA, 1999. 110
- 217. Flemming Nielson, Hanne Riis Nielson, and Chris Hankin. *Principles of program analysis*. Springer, 2005. 187
- Cindy Norris and Lori L Pollock. A scheduler-sensitive global register allocator. In Supercomputing'93. Proceedings, pages 804–813. IEEE, 1993. 339
- D. Novillo. A propagation engine for gcc. In *Proceedings of the 2005 GCC Developers* Summit, pages 175–184, 2005. http://www.gccsummit.org/2005.138
- 220. Diego Novillo. A propagation engine for GCC. In *Proceedings of the GCC Developers???* Summit, pages 175–184, 2005. 110
- 221. D. Nuzman and R. Henderson. Multi-platform auto-vectorization. In CGO, 2006. 137
- Ciaran O'Donnell. High level compiling for low level machines. PhD thesis, Ecole Nationale Superieure des Telecommunications, 1994. Available from ftp.enst.fr. 90
- 223. Karl J. Ottenstein, Robert A. Ballance, and Arthur B. MacCabe. The program dependence web: a representation supporting control-, data-, and demand-driven interpretation of imperative languages. In *PLDI '90: Proceedings of the ACM SIGPLAN 1990 conference on Programming language design and implementation*, pages 257–271, New York, NY, USA, 1990. ACM. 11, 204
- 224. Karl J. Ottenstein and Linda M. Ottenstein. The program dependence graph in a software development environment. In SDE 1: Proceedings of the first ACM SIGSOFT/SIGPLAN software engineering symposium on Practical software development environments, pages 177–184, New York, NY, USA, 1984. ACM. 204
- 225. David A. Padua, editor. Encyclopedia of Parallel Computing. Springer, 2011. 167
- V.K. Paleri, Y.N. Srikant, and P. Shankar. Partial redundancy elimination: a simple, pragmatic and provably correct algorithm. *Science of Programming Programming*, 48(1):1–20, 2003. 157
- 227. P. Panda. SystemC: a modeling platform supporting multiple design abstractions. In *Proc.* of the 14th Intl. Symp. on Systems Synthesis (ISSS'01), pages 75–80, New York, NY, USA, 2001. ACM. 356

390

- 228. J. C. Park and M. S. Schlansker. On predicated execution. Technical Report HPL-91-58, Hewlett Packard Laboratories, Palo Alto, California, 1991. 259, 260
- 229. Jinpyo Park and Soo-Mook Moon. Optimistic register coalescing. ACM Transactions on Programming Languages and Systems (TOPLAS), 26(4):735–765, 2004. 337, 340
- Fernando Magno Quintao Pereira and Jens Palsberg. Register Allocation via Coloring of Chordal Graphs. In *Proceedings of APLAS'05*, volume 3780 of *LNCS*, pages 315–329. Springer, November 2005. 337
- 231. Fernando Magno Quintão Pereira and Jens Palsberg. Register Allocation by Puzzle Solving. In Proc. of the ACM SIGPLAN 2008 conference on Programming Language Design and Implementation, PLDI '08, pages 216–226. ACM, 2008. 264, 338
- 232. Simon Peyton Jones, Mark Shields, John Launchbury, and Andrew Tolmach. Bridging the gulf: a common intermediate language for ML and Haskell. In POPL'98: Proceedings of the 25th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, pages 49–61. ACM Press, 1998. 90
- Keshav Pingali and Gianfranco Bilardi. APT: A data structure for optimal control dependence computation. In *PLDI*, pages 211–222. ACM, 1995. 188
- 234. Keshav Pingali and Gianfranco Bilardi. Optimal control dependence computation and the roman chariots problem. In *TOPLAS*, pages 462–491. ACM, 1997. 188
- 235. Shlomit S. Pinter. Register allocation with instruction scheduling. In Proceedings of the ACM SIGPLAN 1993 Conference on Programming Language Design and Implementation, PLDI '93, pages 248–257, New York, NY, USA, 1993. ACM. 339
- Anthony Pioli and Michael Hind. Combining interprocedural pointer analysis and conditional constant propagation. Technical report, IBM T. J. Watson Research Center, 1999. 370
- 237. John Bradley Plevyak. *Optimization of Object-Oriented and Concurrent Programs*. PhD thesis, University of Illinois at Urbana-Champaign, 1996. 187
- Gordon D. Plotkin. Call-by-name, call-by-value and the lambda-calculus. *Theoretical Computer Science*, 1(2):125–159, 1975. 90
- Massimiliano Poletto and Vivek Sarkar. Linear scan register allocation. ACM Transactions on Programming Languages and Systems (TOPLAS), 21(5):895 – 913, 1999. 337
- 240. Sebastian Pop. *The SSA Representation Framework: Semantics, Analyses and GCC Implementation.* PhD thesis, Research center for computer science (CRI) of the Ecole des mines de Paris, December 2006. 137
- 241. Sebastian Pop, Albert Cohen, and Georges-André Silber. Induction variable analysis with delayed abstractions. In *Proceedings of the First International Conference on High Performance Embedded Architectures and Compilers*, HiPEAC'05, pages 218–232, Berlin, Heidelberg, 2005. Springer-Verlag. 137
- 242. Sebastian Pop, Pierre Jouvelot, and Georges-Andre Silber. In and Out of SSA: a Denotational Specification. Technical report, Research center for computer science (CRI) of the Ecole des mines de Paris, July 2007. Available from http://www.cri.ensmp.fr/classement/doc/E-285.pdf. 92
- 243. Reese T. Prosser. Applications of boolean matrices to the analysis of flow diagrams. In *Eastern joint IRE-AIEE-ACM computer conference*, pages 133–138. ACM, 1959. 186
- 244. W. Pugh. Uniform techniques for loop optimization. In *ICS*, pages 341–352, Cologne, Germany, 1991. 137, 138
- 245. G. Ramalingam. On loops, dominators, and dominance frontiers. ACM Transaction on Programming Languages and Systems, 24(5), 2002. 58, 88, 91, 128, 258
- 246. G Ramalingam and Thomas Reps. An Incremental Algorithm for Maintaining the Dominator Tree of a Reducible Flowgraph. In *Proceedings of the 21st ACM SIGPLAN-SIGACT symposium on Principles of programming languages - POPL '94*, pages 287–296, New York, New York, USA, 1994. ACM Press. 66
- 247. Ganesan Ramalingam. On sparse evaluation representations. *Theoretical Computer Science*, 277(1-2):119–147, 2002. 111, 188

- Fabrice Rastello. On Sparse Intermediate Representations: Some Structural Properties and Applications to Just In Time Compilation. Habilitation à diriger des recherches, ENS Lyon, December 2012. 127, 128
- Fabrice Rastello, François de Ferrière, and Christophe Guillon. Optimizing translation out of SSA using renaming constraints. In *International Symposium on Code Generation and Optimization (CGO'04)*, pages 265–278. IEEE Computer Society Press, 2004. 254, 265, 314
- B. Ramakrishna Rau. Iterative Modulo Scheduling. International Journal of Parallel Programming, 24(1):3–65, 1996. 262
- 251. Prashant Singh Rawat, Fabrice Rastello, Aravind Sukumaran-Rajam, Louis-Noël Pouchet, Atanas Rountev, and P. Sadayappan. Register optimizations for stencils on gpus. In Proceedings of the 23rd ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP '18, pages 168–182. ACM, 2018. 339
- 252. John H. Reppy. Optimizing nested loops using local CPS conversion. *Higher-Order and Symbolic Computation*, 15(2-3):161–180, 2002. 90
- 253. John C. Reynolds. Definitional interpreters for higher-order programming languages. In Proceedings of the 25th ACM National Conference, pages 717 – 714, 1972. Reprinted in Higher-Order and Symbolic Computation 11(4):363-397,1998. 90
- John C. Reynolds. On the relation between direct and continuation semantics. In Proceedings of the 2nd Colloquium on Automata, Languages and Programming, pages 141–156, London, UK, 1974. Springer. 90
- John C. Reynolds. The discoveries of continuations. Lisp and Symbolic Computation, 6(3-4):233–248, 1993. 90
- 256. Laurence Rideau, Bernard P. Serpette, and Xavier Leroy. Tilting at windmills with Coq: Formal verification of a compilation algorithm for parallel moves. *Journal of Automated Reasoning*, 40(4):307–326, 2008. 90
- 257. Andrei Alves Rimsa, Marcelo D'Amorim, and Fernando M. Q. Pereira. Tainted flow analysis on e-SSA-form programs. In *CC*, pages 124–143. Springer, 2011. 188
- 258. B. K. Rosen, M. N. Wegman, and F. K. Zadeck. Global value numbers and redundant computations. In 5th ACM SIGPLAN-SIGACT symposium on Principles of Programming Languages, pages 12–27. ACM Press, January 1988. 158, 314
- Barry K. Rosen, Mark N. Wegman, and F. Kenneth Zadeck. Global value numbers and redundant computations. In POPL '88: Proceedings of the 15th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, pages 12–27, New York, NY, USA, 1988. ACM. 11
- 260. Erik Ruf. Optimizing sparse representations for dataflow analysis. In IR '95: Proceedings of the Workshop on Intermediate Representations, pages 50–61, New York, NY, USA, 1995. ACM. 111
- 261. Barbara G. Ryder and Marvin C. Paull. Elimination Algorithms for Data Flow Analysis. ACM Computing Surveys, 18(3):277–316, September 1986. 127
- Vivek Sarkar and Rajkishore Barik. Extended linear scan: An alternate foundation for global register allocation. In *International Conference on Compiler Construction*, pages 141–155. Springer, 2007. 337, 338
- 263. Vivek Sarkar and Stephen Fink. Efficient dependence analysis for java arrays. In Rizos Sakellariou, John Gurd, Len Freeman, and John Keane, editors, *Euro-Par 2001 Parallel Processing*, volume 2150 of *Lecture Notes in Computer Science*, pages 273–277. Springer Berlin / Heidelberg, 2001. 247
- 264. Stefan Schäfer and Bernhard Scholz. Optimal chain rule placement for instruction selection based on SSA graphs. In SCOPES '07: Proceedingsof the 10th international workshop on Software & compilers for embedded systems, pages 91–100, New York, NY, USA, 2007. ACM. 203, 279
- 265. Michael Schlansker, Scott Mahlke, and Richard Johnson. Control cpr: a branch height reduction optimization for epic architectures. In *Proceedings of the ACM SIGPLAN 1999 conference on Programming language design and implementation*, PLDI '99, pages 155– 168, New York, NY, USA, 1999. ACM. 263

- Nat Seshan. High velociti processing. *IEEE Signal Processing Magazine*, pages 86–101, 1998. 257
- 267. Tom Shanley. X86 Instruction Set Architecture. Mindshare Press, 2010. 256
- Robert M. Shapiro and Harry Saint. The representation of algorithms. Technical Report RADC-TR-69-313, Rome Air Development Center, September 1969. 42
- 269. B. Simons, D. Alpern, and J. Ferrante. A foundation for sequentializing parallel code. In SPAA '90: Proceedings of the second annual ACM symposium on Parallel algorithms and architectures, pages 350–359, New York, NY, USA, 1990. ACM. 204
- 270. Jeremy Singer. Sparse bidirectional data flow analysis as a basis for type inference. In APPSEM '04: Web Proceedings of the Applied Semantics Workshop, 2004. 110
- Jeremy Singer. Static Program Analysis Based on Virtual Register Renaming. PhD thesis, University of Cambridge, 2005. 110, 127, 187, 188
- 272. Michael D. Smith, Norman Ramsey, and Glenn H. Holloway. A generalized algorithm for graph-coloring register allocation. In William Pugh and Craig Chambers, editors, *Proceedings of the ACM SIGPLAN 2004 Conference on Programming Language Design and Implementation 2004, Washington, DC, USA, June 9-11, 2004*, pages 277–288. ACM, 2004. 338
- 273. Vugranam C. Sreedhar and Guang R. Gao. A Linear Time Algorithm for Placing φ-nodes. In Proceedings of the 22nd ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, pages 62–73, 1995. 42, 57
- Vugranam C. Sreedhar, Guang R. Gao, and Yong-fong Lee. Incremental Computation of Dominator Trees. In *Papers from the 1995 ACM SIGPLAN workshop on Intermediate representations*, pages 1–12, New York, NY, USA, 1995. ACM. 66
- 275. Vugranam C. Sreedhar, Guang R. Gao, and Yong-fong Lee. A New Framework for Exhaustive and Incremental Data Flow Analysis using DJ Graphs. In *Proceedings of the ACM SIGPLAN 1996 conference on Programming Language Design and Implementation*, pages 278–290, New York, NY, USA, 1996. ACM. 66
- Vugranam C. Sreedhar, Guang R. Gao, and Yong-Fong Lee. Identifying Loops Using DJ Graphs. ACM Transactions on Programming Languages and Systems, 18(6):649–658, 1996.
 91
- 277. Vugranam C. Sreedhar, Roy Dz-Ching Ju, David M. Gillies, and Vatsa Santhanam. Translating out of static single assignment form. In SAS '99: Proc. of the 6th International Symposium on Static Analysis, pages 194–210, London, UK, 1999. Springer-Verlag. 24, 218, 256, 258, 259, 264, 265, 313
- R.M. Stallman and GCC Dev. Community. Gcc 7.0 Gnu Compiler Collection Internals. Samurai Media Limited, 2017. 253
- 279. James Stanier. *Removing and Restoring Control Flow with the Value State Dependence Graph.* PhD thesis, University of Sussex, School of Informatics, 2011. 204
- James Stanier and Des Watson. Intermediate Representations in Imperative Compilers: A Survey. ACM Comput. Surv., 45(3):26:1–26:27, July 2013. 253
- Bjarne Steensgaard. Sequentializing program dependence graphs for irreducible programs. Technical Report MSR-TR-93-14, Microsoft Research, Redmond, WA, August 1993. 88
- Mark Stephenson, Jonathan Babb, and Saman Amarasinghe. Bidwidth analysis with application to silicon compilation. In *PLDI*, pages 108–120. ACM, 2000. 188
- 283. Eric Stoltz, Michael P. Gerlek, and Michael Wolfe. Extended SSA with factored use-def chains to support optimization and parallelism. In *In Proceedings of the 27th Annual Hawaii International Conference on System Sciences*, pages 43–52, 1993. 203
- Arthur Stoutchinin and François de Ferrière. Efficient Static Single Assignment Form for Predication. In Proc. of the 34th annual ACM/IEEE international symposium on Microarchitecture, MICRO 34, pages 172–181, 2001. 217, 254, 261, 262, 356
- 285. Artour Stoutchinin and Guang Gao. If-Conversion in SSA Form. In Marco Danelutto, Marco Vanneschi, and Domenico Laforenza, editors, *Euro-Par 2004 Parallel Processing*, volume 3149 of *Lecture Notes in Computer Science*, pages 336–345, 2004. 261

- Zhendong Su and David Wagner. A class of polynomially solvable range constraints for interval analysis without widenings. *Theoretical Computeter Science*, 345(1):122–138, 2005. 188
- Matthew John Surawski. Loop Optimizations for MLton. Master's thesis, Department of Computer Science, Rochester Institute of Technology, Rochester, New York, 2016. 91
- 288. Gerald Jay Sussman and Guy Lewis Steele Jr. Scheme: An interpreter for extended lambda calculus. Technical Report AI Lab Memo AIM-349, MIT AI Lab, December 1975. Reprinted in Higher-Order and Symbolic Computation 11(4):405-439, 1998. 90
- 289. David Tarditi, J. Gregory Morrisett, Perry Cheng, Christopher A. Stone, Robert Harper, and Peter Lee. Til: A type-directed optimizing compiler for ML. In Proceedings of the ACM SIGPLAN'96 Conference on Programming Language Design and Implementation (PLDI), Philadephia, Pennsylvania, May 21-24, 1996, pages 181–192, 1996. 90
- 290. Andre L. C. Tavares, Benoit Boissinot, Mariza A. S. Bigonha, Roberto Bigonha, Fernando M. Q. Pereira, and Fabrice Rastello. A program representation for sparse dataflow analyses. *Science of Computer Programming*, X(X):2–25, 201X. Invited paper with publication expected for 2012. 187
- 291. André L. C. Tavares, Quentin Colombet, Mariza A. S. Bigonha, Christophe Guillon, Fernando M. Q. Pereira, and Fabrice Rastello. Decoupled graph-coloring register allocation with hierarchical aliasing. In *Proceedings of the 14th International Workshop on Software and Compilers for Embedded Systems*, SCOPES '11, pages 1–10. ACM, 2011. 338
- 292. D. Thomas and P. Moorby. *The Verilog Hardware Description Language*. Kluwer Academic Publishers, Norwell, MA, USA, 1998. 341, 356
- 293. Sam Tobin-Hochstadt and Matthias Felleisen. The design and implementation of typed scheme. *POPL*, pages 395–406, 2008. 188
- Andrew P. Tolmach and Dino Oliva. From ML to Ada: Strongly-typed language interoperability via source translation. *Journal of Functional Programming*, 8(4):367–412, 1998.
 90
- 295. Sid Touati and Christine Eisenbeis. Early Periodic Register Allocation on ILP Processors. Parallel Processing Letters, 14(2):287–313, June 2004. 339
- Omri Traub, Glenn Holloway, and Michael D. Smith. Quality and speed in linear-scan register allocation. In Proceedings of the ACM SIGPLAN 1998 Conference on Programming Language Design and Implementation, PLDI '98, pages 142–151. ACM, 1998. 337
- 297. J. Tripp, P. Jackson, and B. Hutchings. Sea cucumber: A synthesizing compiler for FPGAs. In Proc. of the 12th Intl. Conf. on Field-Programmable Logic and Applications (FPL'02), pages 875–885, London, UK, 2002. Springer-Verlag. 356
- 298. Peng Tu and David Padua. Efficient building and placing of gating functions. In *PLDI* '95: Proceedings of the ACM SIGPLAN 1995 conference on Programming language design and implementation, pages 47–55, New York, NY, USA, 1995. ACM. 204
- Peng Tu and David Padua. Gated SSA-based demand-driven symbolic analysis for parallelizing compilers. In *Proceedings of the 9th International Conference on Supercomputing* (*ICS*' 95), pages 414–423, New York, NY, USA, 1995. ACM. 204, 356
- 300. Eben Upton. Optimal sequentialization of gated data dependence graphs is NP-complete. In PDPTA, pages 1767–1770, 2003. 204
- 301. Eben Upton. Compiling with data dependence graphs, 2006. 204
- R. A. van Engelen. Efficient symbolic analysis for optimizing compilers. Proceedings of the International Conference on Compiler Construction (ETAPS CC'01), pages 118–132, 2001. 137
- Adriaan van Wijngaarden. Recursive defnition of syntax and semantics. In T. B. Steel Jr., editor, Formal Language Description Languages for Computer Programming, pages 13 –24. North-Holland, 1966. 90
- Thomas Vandrunen and Antony L. Hosking. Anticipation-based partial redundancy elimination for static single assignment form. *Software — Practice and Experience*, 34(15):1413– 1439, December 2004. 158

- 305. Thomas Vandrunen and Antony L. Hosking. Value-based partial redundancy elimination. In Proceedings of the 13th International Conference on Compiler Construction, pages 167–184, 2004. 158
- 306. A. Verma, P. Brisk, and P. Ienne. Dataflow transformations to maximize the use of carrysave representation in arithmetic circuits. *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, 27(10):1761–1774, October 2008. 356
- Christopher P. Wadsworth. Continuations revisited. *Higher-Order and Symbolic Compu*tation, 13(1/2):131–133, 2000. 90
- Mitchell Wand. Loops in Combinator-Based Compilers. Information and Control, 57(2/3):148–164, 1983. 255
- 309. Jian Wang, Andreas Krall, M. Anton Ertl, and Christine Eisenbeis. Software pipelining with register allocation and spilling. In *Proceedings of the 27th Annual International Symposium on Microarchitecture*, MICRO 27, pages 95–99. ACM, 1994. 339
- 310. Gary Wassermann and Zhendong Su. Sound and precise analysis of web applications for injection vulnerabilities. In *Proceedings of the 2007 ACM SIGPLAN conference on Programming language design and implementation*, PLDI '07, pages 32–41, New York, NY, USA, 2007. ACM. 370
- Mark N. Wegman and F. Kenneth Zadeck. Constant propagation with conditional branches. ACM Transactions on Programming Languages and Systems, 13(2):181 – 210, 1991. 91, 110, 217
- 312. Daniel Weise, Roger F. Crew, Michael Ernst, and Bjarne Steensgaard. Value dependence graphs: representation without taxation. In POPL '94: Proceedings of the 21st ACM SIGPLAN-SIGACT symposium on Principles of programming languages, pages 297–310, New York, NY, USA, 1994. ACM. 204
- 313. Christian Wimmer and Hanspeter Mössenböck. Optimized interval splitting in a linear scan register allocator. In Proceedings of the 1st ACM/USENIX international conference on Virtual execution environments, pages 132–141. ACM, 2005. 337
- M. J. Wolfe. High Performance Compilers for Parallel Computing. Addison-Wesley, Reading, MA., 1996. 137
- Michael Wolfe. Beyond induction variables. In ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI' 92), pages 162 – 174. ACM, 1992. 137, 203, 217
- 316. Michael Wolfe. J+=j. SIGPLAN Not., 29(7):51-53, 1994. 24
- 317. Peng Wu, Albert Cohen, and David Padua. Induction variable analysis without idiom recognition: Beyond monotonicity. In *In Proceedings of the 14th International Workshop* on Languages and Compilers for Parallel Computing, page 2624, 2001. 137
- 318. J. Xue and Q. Cai. A lifetime optimal algorithm for speculative pre. *ACM Transactions on Architecture and Code Optimization*, 3(2):115–155, 2006. 157
- 319. J. Xue and J. Knoop. A fresh look at pre as a maximum flow problem, 2006. 157
- 320. Byung-Sun Yang, Soo-Mook Moon, Seongbae Park, Junpyo Lee, Seungll Lee, Jinpyo Park, Yoo C Chung, Suhyun Kim, Kemal Ebcioglu, and Erik Altman. Latte: A java vm just-intime compiler with fast and efficient register allocation. In *Parallel Architectures and Compilation Techniques, 1999. Proceedings. 1999 International Conference on*, pages 128–138. IEEE, 1999. 337
- 321. J. Yeung, C. Tsang, K. Tsoi, B. Kwan, C. Cheung, A. Chan, and P. Leong. Map-reduce as a programming model for custom computing machines. In *Proc. of the 2008 16th Intl. Symp. on Field-Programmable Custom Computing Machines (FCCM'08)*, pages 149–159, Washington, DC, USA, 2008. IEEE Computer Society. 357
- 322. Cliff Young and Michael D. Smith. Better global scheduling using path profiles. In Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, MICRO 31, pages 115–123, Los Alamitos, CA, USA, 1998. IEEE Computer Society Press. 263
- 323. Frank Kenneth Zadeck. Incremental Data Flow Analysis in a Structured Program Editor. PhD thesis, Rice University, 1984. 187

- 324. H. Zhou, W.G. Chen, and F. Chow. An ssa-based algorithm for optimal speculative code motion under an execution profile. In *Proceedings of the ACM SIGPLAN '11 Conference* on *Programming Language Design and Implementation*, 2011. 157
- 325. Hucheng Zhou, Wenguang Chen, and Fred C. Chow. An ssa-based algorithm for optimal speculative code motion under an execution profile. In *Proceedings of the 32nd ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI 2011)*, pages 98–108. ACM, 2011. 230
- 326. Eugene V. Zima. On computational properties of chains of recurrences. In Proceedings of the 2001 international symposium on symbolic and algebraic computation, pages 345–352. ACM Press, 2001. 137

396